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Scope of the PhD thesis: 
 
 
 
My thesis was developed in the frame of the NanOtime project (NANostructures of 
Oxides for Terahertz IMaging Exploration), managed by LGEP-Supélec. The thesis deals 
with an innovative concept of analog electronic circuits. In particular, we aimed to provide 
low noise and low power signal amplification, as well as frequency filtering. The main goal is 
to create high-performance electronics being capable to operate at extreme conditions, such as 
low temperatures (“cryogenic” operations). As for real applications, I have constructed the 
signal readout electronics for bolometric detectors (THz range) working at both ambient 
(290K) and cryogenic (down to 40K) temperatures. As the output of my project, the 
electronics circuit designed might be advantageously employed in testing and developments 
of new- generation semiconductor bolometric sensors, as well as in high-performance 
superconductor THz imagers. 
Although designed for operations at extreme conditions, the architecture of electronics 
presented here remains relatively uncomplicated and could easily be capitalized in a broad 
scale of common industrial applications, where robustness, high-performance, and low-cost 
are highly demanded. 
 
  Objectives of the thesis  
 
The objectives of this thesis include two main topics concerning the design of: 
 
i) CMOS differential amplifiers for wide temperature range operations  
ii) High-performance active frequency filters    
 
According to i): I have revealed that classic amplification in closed loop could possess some 
limitations, such as lower frequency bandwidth, higher power consumption, or increased 
noise. The main contributions of the thesis in this area reside in the following: 
 
• Architecture of a feedback-free amplifier  (chapter 4.6.2)  
o The key element in electronic circuit design - differential voltage amplifier - was 
examined. The analysis of traditional amplifiers’ architectures, employing negative 
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feedback, has shown some drawbacks, such as reduction of bandwidths caused by 
frequency compensation or increased complexity. Based on these conclusions, I 
have considered an unusual feedback-free architecture as an advantageous way to 
improve performances of the voltage amplifier. However, in such architecture, 
some serious problems had to be overcome (such as accuracy gain setting). 
• Low transconductance composite transistor:  (chapter 5.3.5)  
o The main challenge of the design is to achieve accurate and temperature-
independent gain setting in the open-loop architecture. In order to do so, as the key 
part of the amplifiers designed hereafter, I have designed a Low Transconductance 
Composite Transistor. This transistor allows an accurate control of 
transconductance with subsequent accurate setting of final voltage gain.  
• 1st type of differential fixed gain amplifier:  (chapter 5.5)  
o In order to provide high accuracy of the voltage gain, an amplifier benefiting from 
perfect component matching available in CMOS was designed. The design was 
performed in order to remove all inaccurate parameters (like channel length 
modulation). The resulting amplifier possesses voltage gain fixed only by the 
transistor’s geometric ratios.  
o The electrical performances obtained by integration in conventional CMOS 
0.35 µm process were proved to be competitive with the state-of-the-art of 
industrial amplifiers. I have confirmed the ability of this amplifier to operate at 
extreme conditions (40 K - 390 K). 
• 2nd type of differential fixed gain amplifier  (chapter 5.6)  
o Another fixed gain amplifier I have designed is based on the integration of a low 
transconductance composite transistor in a widely linear composite load. This 
integration provides high linearity of DC characteristics. Moreover, it opens up an 
interesting way to control the temperature characteristics of gain (see next point). 
Similarly to the 1st type amplifier, the 2nd one operates in the feedback-free 
architecture and was integrated in 0.35 µm CMOS process. It results in very good 
electrical performances, constant over a wide temperature range (40 K - 390 K). 
This amplifier is, from the electrical point of view, almost ideal for a compact 
design (e.g. VLSI), due to large bandwidth, high input impedance, low distortion, 
and low noise/power consumption together with small final die size. 
• Voltage Control of the Thermal Gain characteristics:  (chapter 5.6.4)  
o In the design of 2nd type amplifier, I considered the effects of temperature, 
occurring in the MOS transistor. I have shown how this effect can be controlled by 
special circuit design. The proposed temperature compensation allows 
compensating the contributions of various temperature effects, thanks to bias 
supply voltage. This compensation is based on hybrid current/voltage biasing, 
where the temperature behavior of amplifier can be adapted either for ambient or 
wide temperature range.  
 
According to ii) I focused on high-performance frequency filters and their possible 
extensions to higher frequency/dynamic range operations. In this section I reviewed the 
principal limitations of active low pass filters, caused by non-ideal characteristics of active 
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elements. Consequently, I have designed new filter structures allowing considerable 
improvements of the parameters. I am going to discuss: 
• Analysis of stop-band degradation of active low pass filters:  (chapter 9.3)  
o In fact, the extension of active frequency filters to higher frequencies is limited by 
the performances of active elements (such as operational amplifier). Especially for 
low-pass type of filters, the final stopband attenuation can be downgraded. I have 
identified the parasitic zero of two exemplary structures (Sallen-Key and FNDR) 
as main factors of this degradation.  
• Design of type II Sallen-Key biquadratic section:  (chapter 9.4)  
o Based on previous analysis, I modified the Sallen-Key biquadratic section. The 
idea was based on the removal of parasitic feedforward transfer in the circuit, 
which allows both increasing of the frequency of dominant parasitic zero and 
consequently reaching higher cut-off frequencies. 
• Current mode cascade section with no stopband degradation:     (chapter 9.5) 
o According to previous analysis, I defined some rules allowing to remove spurious 
transfers from the stop band area of AC characteristics. One of these rules is the 
elimination of active elements from the direct signal way at higher (stop-band) 
frequencies. I have designed a biquadratic filter based on the 2nd generation current 
conveyor CCII, which ideally possesses no parasitic zero in the transfer function. 
In doing so, 4th order low-pass filter with 10 MHz cut-off frequency reaching 
attenuation up to 100 dB was realized. In designing these two biquadratic sections 
(Sallen-Key and CCII) I have approximately shown how the frequency range of 
low-pass filters can be enhanced by an alternative way to the common using of 
high frequency active elements.  
• CMOS CCII current conveyor:   (chapter 10)  
o The current conveyor of second generation CCII is the core element of the 
previous CCII based biquadratic filter. In order to verify this structure, the CMOS 
integrated current conveyor CCII has to be developed. To provide a state-of-the-art 
electrical performance of the CCII, I have focused on the optimization of unity 
follower output impedance. In the final integrated version, this impedance reaches 
a low value, constant up to higher frequencies.  
 
In résumé, my PhD thesis is suggesting a design of robust electrical circuits that might 
be of interest for future state-of-the-art scientific and industrial applications.  
 
The present thesis is an outcome of a collaborative work amongst the Department of 
Theoretical and Experimental Electronics DTEE of Brno Technical University (Czech 
Republic); Laboratoire de Génie Electrique de Paris LGEP-Supélec (France); Military 
Academy of Brno (Czech Republic) and the Laboratory of Electronics and Electromagnetism 
L2E at UPMC-Paris 6 University (France).  
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The general introduction is presented in thee separate chapters. We focus on the topics 
introducing the basic background, which is essential for the next design. The goal is the integration of 
very high electrical performance differential CMOS amplifiers, to be associated with the new 
generation of THz bolometric detectors (either low temperature superconducting, or room temperature 
semiconductors). In the first chapter, we introduce the basic concepts, physics and applications of 
bolometric detectors. The Second chapter deals with the basic principles and features of the MOS 
transistors, and the third chapter treats the fundamentals of electrical noise and low noise design. 
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1.1 Terahertz Imaging 
Terahertz (THz) radiation covers a wavelength range of the electromagnetic spectrum spanning 
from submillimetre waves to the far infrared (see Fig. 1.1). Due to various interesting properties such 
as a high penetration capability (see [1], [2] for instance), the THz region is an important area of 
interest in many research domains. The operation with THz waves must also take into account various 
physical aspects such as the very low energy of the radiation (1 THz corresponds to photon energy of 
4.1 meV). This is why the development of very high sensitivity terahertz detectors, allowing detection 
and processing of the electromagnetic signals in this area, is mandatory. 
 
 
FIG. 1.1: Spectral representation of investigated THz area [3] 
 
 The spectrum of application using the properties of THz waves covers many research and civil 
domains. Two most important phenomena allow to distinguish the fields of application into two 
groups: one is the applications based on the penetration ability of THz waves; the other concerns the 
spectral analysis. 
The spectral analysis investigates the electromagnetic radiation emitted by the objects, as the 
consequence of its chemical composition or inherent temperature (blackbody radiation). For instance, 
we can mention the application in chemical engineering, where the chemical composition of the 
investigated compounds is performed from their spectrum (e.g. the analysis of atmospheric pollution 
or submillimetre wave astronomy where the spectral lines allow the detection of specific molecules in 
Space).  
The blackbody radiation is related to the object temperature and follows Planck’s law. (See 
Fig. 1.2 a). The application related to the blackbody radiation concerns in particular thermal imaging 
in the THz and the infrared regions. We can see an example of thermal image in Fig. 1.2 a), provided 
by an industrial infrared sensor. In the scientific domain, a well known applications of THz imaging 
consists in the observation of tiny non-uniformities in the fosse radiation from the early universe 
1 BOLOMETRIC DETECTORS   1.1 TERAHERTZ IMAGING ................................................................1 1.2 PRINCIPAL DETECTORS FOR THE THZ AREA ...........................2 
1.2.1 BOLOMETRIC DETECTORS.....................................................2 
1.2.2 HOT ELECTRON BOLOMETRIC EFFECT .................................4 
1.2.3 VARIETY OF BOLOMETRIC SENSORS.....................................6 
1.3 HETERODYNE DETECTION .........................................................7 
1.4 NOISE IN BOLOMETRIC DETECTORS .........................................8 
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(Cosmic Microwave Background - CMB) exhibiting a spectrum peaking around f  ≈ 160 GHz 
(T = 2.725 K) (Cobe satellite (1989 [4]) or Planck satellite scheduled for late 2008 [5]).  
The second type of applications is linked to the penetration of THz waves, for instance in the field 
of medicine [6] (the THz waves are not suspected to damage the tissues) or in civil security (detection 
of hidden weapons or explosives – see [2] for instance).  
maxλ
maxλ
maxλ
5
8 1( , )
-1
hc
kT
hcu T
eλ
πλ = λ
a) 
 
b) 
FIG. 1.2: a) Spectral density distribution of Planck’s blackbody radiation, b) example of 
thermal imaging in the far infrared [7] 
1.2 Principal Detectors for the THz  
Terahertz detection can be achieved with different types of sensors using various physical 
principles. The common function of these sensors is to convert the incoming energy to another 
physical parameter that can be easily measured.  We can distinguish three principal types of detectors: 
 
• Photon detectors:  based on the direct interaction between a photon of the incoming radiation 
and the detector material. In a semiconductor junction, the absorbed IR photons create electron-
hole pairs, and induce a photocurrent proportional to the intensity of the radiation. The 
fundamental property of these detectors is their limited frequency range, given by the incoming 
photon energy E= ħ·ω. Recently investigated photon detectors such as Superconductor Single-
Photon Detectors SSPD [8] are also among the most sensitive radiation detectors.  
• Thermal detectors:  transform the incoming radiation into thermal energy (heating), where the 
output electrical signal is a function of the absorbed energy. Change in temperature affects 
electrical properties allowing sensing through resistive or pyroelectric effects. In contrast with 
photon detectors, the wavelength operation range is given by the absorption of the sensor and 
can cover several decades of wavelengths. 
• Point detectors: mostly realised as Schottky or S-I-S junctions (Superconductor-Insulator-
Superconductor Josephson junction, see section 3.5.3). These detectors use the non-linear I-V 
characteristic with respect to the incoming RF (THz or microwave) power. Their application can 
be found in systems using heterodyne detection, where the local oscillator power and input 
signal are mixed due to the nonlinear characteristic of detector (more details are given in 
section 1.3)  
1.2.1 Bolometric Detectors  
 A bolometer is a thermal detector based on the so called bolometric effect [9], [10] and is 
nowadays one of the most frequently used detectors in the submilimetre and infrared areas. The first 
experiment that demonstrated a bolometric effect used a metallic conducting layer as the bolometer 
material. Since then, improvements in materials science have allowed the use of semiconductors or 
superconductors having larger dR/dT values. The principle of bolometric effect is based on the 
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absorption of incident radiation and its transformation into heat produced in the bolometer sensitive 
layer. This sensitive layer is connected via a thermal link to the heat sink, having a constant 
temperature T0. Fig. 1.3 shows the structure of a typical bolometric detector. The sensitive layer is 
covered with an absorbing material. This material is characterized by a factor η, from which the 
reflection properties determine the wavelength range. The thermally sensitive layer is characterized by 
its temperature coefficient of resistance α = R-1(dR/dT). The thermal link with conductance G provides 
the equilibrium between the sensitive layer and the heat sink at T0. The both layers are characterized 
by the overall thermal capacitance C. The sensing of temperature is provided by associated electronics 
via the variations of the internal electrical resistance RB. 
η
1T
( )R T
G
1T
C
Radiation power  P 
Joule heating  Pj=RBIB
Bias
IB
Heat sink T0
2
Thermal link
Absorbing layer
Thermal sensitive layer
 
FIG. 1.3: Composite bolometric sensor with absorbing layer (η), bolometer resistive body 
thermally connected to the heat sink at constant temperature T0. 
 
During the time ∆t, the incident power P (radiation or RF power) and joule heating Pj are stored in the 
bolometer body that increases its temperature by ∆T= (η·P+Pj)∆t/C. The temperature difference ∆T 
causes the heat flow GΔT between the bolometer’s body and the heat sink. When the system reaches 
internal thermal equilibrium, the heat outflow is equal to the incoming energy η·P+Pj. The thermal 
time response can then be described by a 1st order linear heat transfer equation: 
 0( )j
dTC P P G T T
dt
η= + − − . (1-1) 
The joule heating, proportional to the bias current induces a constant temperature increase of 
2
B /T RI GΔ = . For an applied sinusoidal radiation 1 j tCP P Pe= + ωη , the temperature response can be 
written as: 
 1
j t
CT T T e
ωΔ = + , (1-2) 
where TC is the constant temperature enhancement of PC/G and 1
ωj tT e  a temperature variation defined 
as proportional to P1. The value of T1 can be found from (1-1) as:  
 ( ) 11 (1 )
PT
G j
ω ωτ= ⋅ + , (1-3) 
where /τ C G= is the bolometer time constant corresponding to a pole of this elementary 1st order 
transfer function. The responsivity of the bolometric sensor (related to the output detected voltage) 
biased by a constant current IB can be found by differentiation of (1-3) as: 
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 ( ) 1
(1 )V B
dV dV dT dRR I
dP dT dP dT G j
ω ωτ= = = ⋅ + . (1-4) 
In this equation, the dR/dT represents Thermal Coefficient of Resistance TCR= α=R-1(dR/dT) [K−1] 
These two parameters (responsivity RV(ω) and time constant τ ) define basic performances of the 
bolometric detector. Equations (1-3) and (1-4) show that for achieving optimal responsivity versus 
maximal frequency leads to a trade-off for the values C and G. For instance, in high sensitive devices, 
the optimal configuration uses a low active volume (micro or nano – bridges) which allows to reduce 
the thermal capacity C. These bridges are then connected to the heat sink by means of a weak thermal 
link, reducing G (suspended bolometers) to prevent the thermal leakage. Naturally, good parameters 
for the device also depend on a proper materials choice, where a high TCR value is desired. The dR/dT 
characteristics of two materials commonly uses to fabricate bolometers (semiconductor and 
superconductor) are shown Fig. 1.4. 
T
R
TΔ
RΔ
( )R TΔ
Semiconductor
Superconductor
 
FIG. 1.4: R(T) characteristics of superconductor and semiconductor bolometers. 
 
The superconductor material shows a positive dR/dT slope versus temperature in contrast to the 
negative one exhibited for the semiconductor device. Superconducting bolometers used in the 
transition area (also referred as Transition Edge Sensor - TES) can reach very high TCR values 
(thousands of K−1). 
1.2.2 Hot Electron Bolometric Effect 
Various materials can be used to exploit different principles of heat transfer via the different 
mechanisms of particle interactions. This can contribute to different properties of detectors, in 
particular in the time domain. For instance, Fig 1.5 a) shows the classical bolometric effects occurring 
in normal (metallic or semiconductor) bolometer which can be compared with electron interactions 
occurring in superconducting Hot Electron Bolometers (HEB - Fig. 1.5 b) operating at the 
superconducting transition (Fig. 1.4).  
The bolometric effect is usually described using macroscopic relations as described in the previous 
section 1.2.1. However, these physical quantities can be studied also on a microscopic level that allow 
to highlight other interesting features as we shall see further. 
Microscopic interactions occurring in metallic bolometers can be explained as follows: a conductor is 
exposed to an external heating power (photon radiation or RF) which excites the electrons (e) from 
their conducting band. These free electrons interact with other free electrons but mainly with the 
crystal lattice of the bolometer body (represented by phonons p). The interaction time constants (τe-e, 
τe-p, τp-e) determine the relationships for energy transfer between the free particles as shown on Fig. 
1.5 a). In a metal, electrons and phonons are closely interacting and are therefore in close thermal 
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equilibrium. The dominant time constant is then given by the time needed to reach a thermal 
equilibrium between the sensitive layer and heat sink, i.e. the phonon escape time τesc. 
 
epτ peτ
escτ
pe epτ >> τ
pe escτ ≥ τ
ϖ?
epτ
peτ
escτ
ee ep peτ ≈ τ ≈ τ
esc epτ >> τ
ϖ?
eeτ
eeτ
 
a) b) 
FIG. 1.5: a) Interaction mechanism in a metallic bolometer (normal bolometric effect) 
and b) in superconductor Hot Electron Bolometer (HEB). 
 
  In a BCS-like superconductor, the supercurrent transfer involves Cooper pair (eC) flow [11]. 
Interactions of incoming photon with the superconducting material can break the Copper Pairs and 
create two high energy (hot) electrons called “quasi-particles” (QP) moving in the crystalline lattice 
(see Fig 1.5 b). These high energy electrons interact with other Copper pairs, as well as with other free 
electrons in the lattice structure. These interactions are very fast (τe-e) and therefore all electron gas in 
the superconducting material is spontaneously thermalized [12]. Once the electron gas reaches internal 
equilibrium, the free electrons can be cooled down by two mechanisms: partly by hot electron 
diffusion into the normal metal pads at the end of the bolometric film (diffusion cooled bolometers [9], 
[10]) or by phonon scattering in the substrate as shown Fig. 1.5 b). Whereas the resistance of normal 
metallic materials is determined by phonon heating TP, the superconducting materials in the resistive 
(transition) area exhibit a strong resistance versus electron temperature Te dependence (dependence on 
the concentration of quasi-particles in the superconducting film). 
It follows that the hot electron bolometric effect is observed in a time period for the incident 
radiation shorter than the phonon escape time τesc. If thermal variation time is longer than τesc, the 
system reaches a thermal equilibrium and normal bolometric effect is observed. The dominant time 
constant (τe-p) of hot electron bolometer depends on the material lattice structure. For instance, 
niobium nitride (NbN) bolometers having a transition at ~16K reach τe-p ≈ 10ps. The newly developed 
high Tc bolometers based on yttrium barium copper oxides 1 2 3 7-Y Ba Cu O δ  with superconducting 
transition close to liquid nitrogen boiling point ( 77 K ) reach the τe-p in order of a few ps [10].  
The frequency response of HEB is principally function of sensitive layer material, geometric 
dimensions and thermal coupling with the substrate. An example of modelled frequency response of 
an YBaCuO high Tc superconducting bolometer is shown in Fig. 1.6 [10] for several device 
dimensions. In this model, we can distinguish a 1st normal bolometric plateau in the lower frequencies 
and hot electron bolometric effect above the frequency 1/τesc. 
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FIG. 1.6: Frequency characteristic of YBaCuO superconductor thin bolometer with 
normal bolometric area and with hot electron bolometric response, calculated 
upon a three thermal reservoir flux model [10] 
1.2.3 Variety of Bolometric Sensors  
In the previous paragraphs 1.2.1 and 1.2.2, we saw that the basic properties of bolometric sensors 
are determined by the choice of material and geometrical shape. In Section 1.2.1 we have also shown 
that the performances are a trade-off between the power sensitivity and maximum frequency response. 
Moreover, the output signal depends on the supplied power and thus on the active bolometer surface.  
 
  
FIG. 1.7: a) NbN nanobolometer with log-periodic spiral antenna [14], b) detail of such a 
nanobolometer patterned in an ultra-thin superconductor Nb film [15] 
 
 Depending on the geometric shape, we may distinguish two basic groups of bolometers: 
• Superconductor nano-bolometers: nanostructure of superconducting materials with very fast 
time response used for ultra high frequency applications (spectroscopy, heterodyne detection 
etc.) and generally realized as HEB. 
• Semiconductor or superconductor micro-bolometers:  structures designed for low frequency 
applications as thermal imaging, remote temperature measurements etc…, using various 
geometric patterns and various dimensions scale (tens of micrometers up to millimetres). 
Frequency [Hz]
L  -   W  -  t (nm)
1 e p−τ
1 escτ
( )S ω
(a.u)
Classical behavior 
Required behavior 
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Since the detected output signal depends on the absorbed radiation power, the effective surface of 
the nanobridge/micro-bridge can be too small to receive the appropriate power. In this case, the 
incoming power need to be supplied by an external circuit such as miniature (metallic) antenna 
operating in the considered THz band [13]. Fig. 1.7 a) shows an example of wideband log-spiral gold 
antenna connected to an NbN nanobolometer and b) shows a SEM picture of an NbN 625×200×10nm 
nanobolometer. We can find a more detailed description of THz detectors in [21]. 
1.3 Heterodyne Detection 
  When an incoming signal (RF, THz or infrared) is simply absorbed by the bolometer, the 
measured output value is proportional to the average power dissipated in the bolometer sensitive layer. 
The bolometer is then operated in the so-called direct detection mode. A second type of operation can 
be achieved using two separate incident radiations. The heterodyne detection consists in mixing the 
power from a local oscillator (LO) with the wide band signal to be measured (RF). In the 
mathematically ideal case, the mixer output contains both input (LO and RF) signals as well as the 
signals at beating frequencies ωLO-ωRF and ωLO+ωRF, also called Intermediate Frequency products IF. 
When the ωLO-ωRF frequency is selected as the output signal, the mixer works in a down-conversion 
mode. In doing so, the input (THz) band can be translated to the lower GHz domain, where any 
classical laboratory equipment as a spectrum analyser can be used for the measurements. Devices 
usually used for the THz heterodyne detection are Schottky diodes, Superconductor-Insulator-
Superconductor (S-I-S) Josephson Junctions or HEB bolometers [16], [17]. The principle of spectrum 
translation in a heterodyne detector is sketched on Fig. 1.8. 
LOω RFωIFω ω
LO RF THzω ≈ ω ≈
 
FIG. 1.8: Translation of frequency spectrum in heterodyne detection 
 
In the case of a bolometric mixer, the dissipated power is proportional to the squared sum of both 
signals PLO and PRF and can be expressed as follows:  
 
( )
[ ]
2( ) cos cos
2 cos(( ) ) cos(( ) ) .
LO LO RF RF LO RF
LO RF RF LO RF LO
P t V t V t P P
V V t t
≈ ω + ω ≈ + +
+ ω −ω ⋅ + ω +ω  (1-5) 
As shown in a previous section (1.2.2), the bandwidth of a hot electron bolometer is limited by τe-p, 
the dominating time constant. The signal above ω = 1/τ(e-p) is integrated into a constant heating 
power as represented by PLO+PRF in (1-5). It follows that the bolometer temperature can only vary if 
the frequency is low enough so that ω < 1/τe-p, which can be the case for the intermediate frequency 
|ωRF-ωLO|. The principle of mixing on a resistive bolometer is shown in Fig. 1.9. 
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FIG. 1.9: Heterodyne detection on a resistive bolometer body 
 
As shown in section 1.2.2, the maximum intermediate frequency of a HEB can reach the order of 
several GHz (~10 GHz for NbN HEB [18] and up to 100 GHz for YBCO High Tc bolometers [10]).  
1.4 Noise in Bolometric Detectors 
Each bolometric sensor generates an output voltage (current) independent of the signal of interest. 
This signal is referred to the noise voltage (current) [9], [10], [19]. Noise signals are one of the 
limiting factors for the detector sensitivity. However, the bolometer is the most sensitive part in the 
detectors chain because all spurious voltages are amplified by the signal amplifier. In the noise 
analysis, we can distinguish two kinds of noise sources: the noise having an electrical origin and the 
noise provided by other physical process such as environmental variations of (temperature, radiation 
etc.).  
• Electrical noise:  is caused by random electron motion interacting with the material lattice of a 
resistive bolometer body. The noise spectrum can be divided in three principal regions: a) a low 
frequency band following a 1/f asymptote and also referred to flicker noise; b) a middle 
frequency area with constant noise spectral density (mostly originating from Johnson thermal 
noise) and referred to white noise; and c) upper frequency band, where the noise spectral density 
decreases due to a shunt capacitance effect (see chapter 3). Noise properties of a bolometer can 
be optimized through its design. Both flicker and Johnson noises are function of the bolometer 
resistance, shape and operating temperature (Eq. 3-7 chapter 3.3.1). Flicker noise spectral 
density also depends on the material choice, where its homogeneity (on the surface first of all) 
plays a major role. A typical example of very low noise bolometer is the low resistance 
Transition Edge bolometric Sensor (TES [20]) operating at very low temperatures (hundreds of 
mK) and using a superconducting thin film with very good surface rugosity. In contrast, 
semiconductor bolometers designed for low cost room temperature applications yields in a 
higher inherent noise.  
• Noise sources with non-electrical origins: includes all exterior influence affecting the output 
signal. Typical example is a dark noise caused by optical radiation not related to the investigated 
signal or thermal fluctuations caused by temperature variations of a thermal regulation system. 
The classification of dominant noise sources is an important point to be taken into account during 
the architecture design. The choice of voltage/current biasing method as a function of the bolometer 
resistance, the conception of an optical system or the definition of the amplifier performance is the 
first step in the proper design of the THz detector chain (chapter 4). 
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2.1 CMOS Device Overview 
The CMOS (Complementary Metal-Oxide-Semiconductor) is a technological approach allowing the 
realization of discrete integrated circuits containing two polarities of Metal Oxide Transistors MOS, 
patterned on the same chip. The fabrication of both transistors’ polarities onto a single chip was a 
fundamental stimulus in electronics, leading to the VLSI (Very Large Scale Integration) circuit 
concept. An example of a fundamental block realized in the CMOS technology is the simple inverter 
based on N and P channel type MOS transistors.  
  The basic building element in CMOS circuits is the MOS transistor, relying on the modulation of the 
channel current by an applied electric field. This means that contrary to a Bipolar Junction Transistor 
BJT, the MOS transistor has ideally no power dissipation occurring on the driving electrode. We 
consider the transistor MOS as a four-terminal semiconductor device, patterned in the substrate, 
where the driving electrodes are the gate G and substrate (Bulk - B), and output electrodes are drain 
D and source S. We can see the sketch of an N-channel type transistor in Fig. 2.1 a). 
Gate
SiO2
Source
SiO2
Poly
SiO2
Drain
N+ N+
Substrate P
a)  b) 
FIG. 2.1: a) Simple N-channel type transistor MOS with the substrate (bulk), drain, gate 
and source electrodes and thin insulating SiO2 barrier b) schematic symbols of 
N and P-MOS transistors 
As we can observe in Fig. 2.1, the drain and source electrodes are the highly doped (N+) 
semiconductors embedded in the P-type substrate. The gate conducting electrode (metallic or 
polysilicon) is separated by a very thin silicon oxide insulating barrier ( ≈ 10nm). The electrical 
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charge of the oxide is at the origin of the control mechanism, driving the current flow between the 
source and drain terminals: an applied gate voltage exceeding the so-called “threshold voltage VTH” 
makes the transistor conductive and allows to control the drain-to-source current.  
 Fig. 2.1 b) shows the established symbols and assigned electrodes, used for N and P channel type 
transistors. The implementation of a P-MOS transistor in a standard CMOS process is shown in Fig. 
2.2, where this device is plugged in the N-well region. Contrarily, the N-MOS transistor is simply 
patterned in the common substrate P (we refer the substrate regions as wells: N-well and P-well). 
 
FIG. 2.2: Cross-section of planar N-MOS and P-MOS transistor in common P-type 
substrate, with indicated parasitic thyristor causing the latch-up effect 
To ensure correct operation of CMOS devices, the substrate needs to be correctly biased. If this is the 
case, the PN junction between the P and N-well regions provides a natural isolation between the 
transistor wells. The rule is to keep the substrate (P) at the lower potential available in the circuit on 
the contrary to the P channel type transistor, where the N-well is usually connected to positive VDD. 
However, under some unfavourable conditions, the circuit can reach a state called latch-up where the 
power supply lines are shorted by a parasitic thyristor. This thyristor (NPNP configuration, Fig. 2.2) 
is formed in the structure and its excessive current can damage the circuit. As we shall show in 
chapter 8, a correct biasing using substrate and well taps is an effective way to avoid this effect.  
The impact of new technologies allows scaling the transistor to very low dimensions, commonly 
much below 1 µm. This has accelerated a fabrication of very high density circuits. The complexity of 
such circuits needs solving a large number of associated problems, like excess heat removal or 
miniaturizing local interconnection. As an example, we can show a cross-section showing the six-
level metallic interconnecting system of a CMOS integrated circuit (Fig. 2.3). 
 
FIG.  2.3: Cross-section e of a six-level metallic connection  [38]  
In the following, we focus on MOS transistors provided by the Austria Microsystems foundry (AMS 
0.35 µm). This process is characterized by four level connections and is detailed in Fig. 2.17. 
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The detailed description of a MOS transistor is available in the literature as [21], [22], [23]. In the 
following sections, we will summarize the basic principles and electrical characteristics, where the 
main features to design and optimize our future circuits will be highlighted. Some special properties, 
as transistor noise and temperature behaviour, will be treated in chapters 3 and chapter 5. 
  
2.2 Physics of the MOS Transistor 
2.2.1 Semiconductors 
Semiconductors are the elements found in columns II-VI of the periodic Mendeleyev table. The 
materials principally used for manufacturing the semiconductor devices are the silicon (Si) and 
germanium (Ge) or the compound semiconductors GaAs and InP. These two later are frequently used 
for the special (i.e. radio frequency or optoelectronic) applications. The pure (intrinsic) 
semiconductors have almost no free electrical carriers and have electrical properties very close to an 
insulator.  
Naturally, we are interested in controlling the conductance of semiconducting elements. The current 
transfer can be allowed by several mechanisms: on the one hand by thermally excited free electrons 
from the parental atom and on the other hand by artificially introduced impurities (atoms with 
different valence number). The elements introduced in the intrinsic semiconductor are called dopants. 
The concentration of the dopants allows to control (during the manufacturing) the resistance over a 
wide range of values. The dopants for the silicon (Si) can be: 
? Dopants with 5 valence electrons (donors) introduce one free electron per atom into the 
crystalline lattice (usually arsenic or phosphor). These donors provide free negative carriers in 
the semiconductor which are available for the conduction. The semiconductors doped by 
donors are called as N-type semiconductors. 
? Dopants with 3 valence electrons (acceptors) attract one electron from neighbours’ atom and 
cause the negative ionization of the semiconductor. The semiconductor doped by acceptors is 
labelled as P-type semiconductor. 
The impurity concentrations are given by the number of acceptors (NA) or donors (ND) per cm3. An 
increase in doping concentration gives rise to an increase of conductivity due to the higher 
concentration of carriers available for conduction.  
The electrical current is a flow of carriers (electrons or holes). When the electric field is applied the 
free carriers, these are accelerated up to a speed called drift (carrier) velocity, determined by the 
electrical field value E [V/m] and carrier mobility μx (μn and -μp for the electron and hole, 
respectively). The carrier velocity can be written as: 
 ν μxE= , (2-1) 
where the carrier mobility depends on the concentration and polarity of dopants. The definition of 
electrical current as the volume of electrical charges transported per time unit allows, upon Eq.(2-1), 
to determine the resistance of elementary section of length dx and width w as: 
 
1
μx idR dxn q= , (2-2) 
where niq present an electrical charge dQ in the elementary volume w·dx. It follows that controlling 
the charge concentration allow the controlling of the resistance of semiconductor.  
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2.2.2 Physical Overview of the MOS Transistor  
We have already presented the cross-section of the transistor MOS (Fig. 2.1). When considering the 
order of semiconductor layers, we can notice a similarity with another well-known element: a vertical 
N-P-N bipolar transistor. This simple comparison leads us to a first hypothesis: when the P layer 
separating the drain and source (N+ terminals) is under no influence of any external electrical field, 
no current can flow through such a device.  
M-O-S Structure Viewed as Capacitor 
We can start the analysis of the N channel type transistor (Fig. 2.1) with all four electrodes grounded 
(e.g. Gain, Drain, Source and Substrate B). We assume that the device is a “long channel type”, which 
means low drain-to-source electrical field.  
The section of the transistor MOS (seen in perpendicular direction to the gate surface) contains a 
sandwich of three layers: gate metallic electrode, SiO2 insulator barrier and the P type substrate. This 
configuration can be seen as a capacitor with two electrodes: metallic at the gate side and 
semiconductor at the substrate side. As we expect, the ordinary capacitor with shorted electrodes 
contains no electrical charge in the dielectric. However, this is not the case of our investigated Metal-
Insulator-Semiconductor capacitor. Here an inner potential Φ (in Volts) is present and such a device 
is not in electrical equilibrium. The potential Φ makes the Q-V curve (gate-to-substrate charge vs. 
voltage) complicated and composed of several different regions. In the following, a description of the 
charge distribution in the MOS device for various VGB voltages will be provided, by using Fig. 2.4 
model, representing the MOS transistor with grounded Drain and Source electrodes.  
 
FIG. 2.4: Idealized MOS capacitor demonstrating the charge distribution dependence on 
the Gate-to-Bulk voltage VGB. The gate is composed from the isolated elements 
of the voltage increasing along the channel (this is not real MOS device!) 
In this model (Fig. 2.4), the gate-to-substrate voltage VGB increases along the channel length (x), 
starting at any negative voltage at the left side (this is not the case in real MOS device because of the 
gate conductivity). Accordingly, the electric field E(x) (having only a gate to substrate direction) 
increases along the distance x together with increasing VGB. 
 At some negative voltage VGB, the positive free carriers of the channel are attracted to the substrate 
surface. Transistor operates in regime called accumulation where the drain and source are separated 
by the P-type channel and no current can circulate.  
An increase of VGB voltage (above the internal potential Φ) repulses the positive charges away from 
the channel surface and the charge decrease up to the original channel concentration NA. The value of 
VGB voltage where the barrier stores no free charge (depleted area) is called Flat Band voltage VFB 
(cf. Fig. 2.4). The properties are close to an intrinsic semiconductor - insulator. An important situation 
occurs for the VGB above so called “Threshold voltage VTH” when the negative charges are attracted 
on the channel surface. The positive charges close to the gate metallic electrode attract free electrons 
to the channel surface: channel has changed the “polarity” and become an N-type semiconductor. 
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  The value of the threshold voltage is mostly a function of the materials and process parameters 
(difference in work-function between gate and substrate materials, oxide thickness, Fermi voltage, 
charge of impurities trapped at the surface, dose of implanted ions, etc.) For zero VSB voltage, the VT0  
can be expressed as:  
 0 2 2T FB F FV V γ= + Φ ± Φ . (2-3) 
In this equation, VFB is the above mentioned flat-band voltage, ΦF  = –ΦTln(NA/ni) the Fermi potential, 
ΦT = kT/q = 26 mV at 300 K is the thermal voltage; NA is the acceptor ion  concentration; ni ≈ 
1.5x1010 cm-3 at 300 K is the intrinsic carrier concentration in pure silicon). γ= √(2qεsiNA)/COX is the 
body factor depending on the channel doping concentration. Until now, we have considered the bulk 
at an identical (zero) voltage such as the drain and source. Naturally, the VSB voltage has an impact to 
the channel charge distribution. This voltage can increase the width of the depleted area between the 
inducted channel and the substrate. It causes the threshold voltage swing:   
 ( )0 2 2TH T F SB FV V Vλ= ± Φ + − Φ . (2-4) 
The exact physical interpretation of the symbols can be found for instance in [22].  
Channel Conduction 
We focus now on the case, were the VGS voltage exceeds the threshold voltage VTH. Above the VTH, 
the channel charge density continues to grow and attracts even more free electrons to the channel 
surface. The local presence of the negative charge on semiconductor surface turns locally the polarity 
with respect to original channel doping. A so called “inducted channel N” uniform (for VDS = 0) along 
the channel has been created. The charge accumulated on the channel surface QI can be calculated as: 
 ( )I OX GS THQ C W L V V= − ⋅ − , (2-5) 
where COX is the gate capacitance per unit surface specified by barrier thickness tox and dielectric 
constant ε0εr as COX(ε0εr/tox) [F/m2]. We can notice that until now, the N+ doped source and drain 
terminals are interconnected by a uniform N-type conductive channel.  Moreover, the negative charge 
close to the channel surface repels the positive charge and creates a depleted area between the channel 
surface and bulk electrode. 
 
 
FIG. 2.5: N-Channel transistor MOS with induced channel, allowing the current transfer between 
the drain and source 
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Now, the drain to source voltage can be slightly increased. As shown in Fig. 2.5, the distribution Q(x) 
is no longer constant for VDS > 0. The positive drain voltage makes the gate to channel voltage smaller 
in approaching the drain, which yields the decreasing of the accumulated charges (thickness of 
inducted channel).  The effect of non-uniform Gate-to-Bulk potential can be inserted in Eq. (2-5) as 
the term V(x) (see Fig. 2.5). The elementary charge dQI(x) accumulated at the distance x (measured 
from the source) can be expressed as:   
 ( )( ) ( )I OX GS TH xdQ x C W V V V dx⎡ ⎤= − − −⎣ ⎦ . (2-6) 
We can deduce, that the presence of inducted charges along all the channel can occur only if the term 
(VGS – VTH – V(x)) > 0. As V(x) at the drain end is directly VDS, this condition can be expressed by 
means of new saturation voltage VDSsat as (VGS – VTH) > VDSsat.  
The basic (I-V) characteristic of the MOS transistor can be derived from Eq.(2-6). Eq. (2-1) shows, 
that the carrier speed v is proportional to the electrical filed E. We can define the electrical current as 
the flow of free charges:  
 dQ i dt= ⋅ , (2-7) 
where dt can be substituted by dx/dv. Eq.(2-7) can be inserted to the Eq.(2-6): 
 [ ]( ) ( )OX GS THdxi C W V V V x dxdν = − − − . (2-8) 
The drift velocity v can be expressed by (2-1), where E = dV/dx: 
 [ ]( ) ( )OX GS TH dVi dx C W V V V x dx dxμ⎛ ⎞⋅ = − − − ⋅⎜ ⎟⎝ ⎠ . (2-9) 
In this equation, we can notice the previously mentioned relationship of the resistance versus charge 
concentration in the semiconductor (see Eq.(2-2)). To obtain the value of drain current, the charge 
along the channel can be integrated:  
 [ ]
0 0
( ) ( )
DSVL
OX GS THi dx C W V V V x dVμ= − − −∫ ∫ . (2-10) 
This gives:  
 
2
( )
2
DS
D OX GS TH DS
VWI C V V V
L
μ ⎡ ⎤= − − −⎢ ⎥⎣ ⎦ . (2-11) 
This equation (2-11) describes the behaviour of transistor in the so called linear (ohmic) region. In 
this region, the transistor behaves as a quasi-linear resistor. However, Eq.(2-11) is only valid if the 
channel induction is present all over the device length.  
  The further increase of VDS above VDSsat can make the local gate electric field low enough, so that the 
channel carrier concentration becomes zero at some drain distance (Fig. 2.6). We say that the channel 
is “pinched off” and the charge does not increase any more with the VDS voltage. The transistor is 
operating in so-called saturated region and behaves as VGS voltage controlled current source. For 
drain voltage slightly larger than VDSsat, the inducted channel is separated from the drain by the 
depleted area (Ldep) and the conduction is provided through a drift mechanism of electrons under the 
influence of the positive drain voltage: as the electrons leave the channel, they are injected into the 
drain depletion region and are subsequently accelerated toward the drain.  
The drain current can be delivered by replacing the VDS voltage (2-11) by the term VDSsat.   This results 
into a quadratic VGS versus ID current transfer characteristic: 
 ( )2
2
OX
D GS TH
C WI V V
L
μ= − . (2-12) 
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FIG. 2.6: N-Channel MOS transistor in saturation with a) VDS=VGS –VTH: dashed line 
and b) VDS > VGS – VTH : dark area  
We can notice that this equation contains the VDS voltage no more. Such a hypothesis is correct only 
when one of two following conditions is reached: i) the VDS voltage is close to VDSsat, ii) the device 
length is large enough so that the variation of the depleted area between the pinched off channel and 
drain (Ldep) can be neglected. If this is not the case, the channel length variation has to be taken into 
account. 
The increasing of VDS above VDSsat causes the pinch-off point to move slightly away from the drain, 
consequently reducing the length of channel (cf. Fig. 2.6). We can define the effective electrical 
length of the channel as:  
 C depL L L= − . (2-13) 
The effect of the channel length modulation can be evaluated by replacing the physical length of the 
channel L by the LC (2-13) and by differentiating the ID with respect to VDS [22]: 
 ( )22 12
μ depx OX CD
GS TH D
DS C DS C DS
dLC dLI W V V I
V L dV L dV
∂ = − = ⋅∂ . (2-14) 
The last term reflects an important property of transistor MOS operating in saturation area where the 
variation VDS voltage impact to the drain current. To evaluate this effect, a new parameter - channel 
length modulation factor λ can be defined as:  
 
1 1λ C
C DS C
dL
L dV L E
= ⋅ = , (2-15) 
naturally its values depend on the device length. The channel length modulation can be taken into 
account in (2-12) and the saturation current ID can be written as:  
 ( ) ( )2 1
2
x OX
D GS TH DS DSsat
C WI V V V V
L
μ λ= − − + −⎡ ⎤⎣ ⎦ , (2-16) 
describing the drain current in the saturation with included channel length modulation effect. In order 
to operate with both channel type transistors (N-MOS and P-MOS), the notation (VTH, µx) utilized in 
the previous equations has to be replaced by corresponding values: μp, μn and VTHN, |VTHP|, 
respectively. 
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2.3 Electrical Characteristics of the MOS Transistor  
To describe the electrical behaviour of the transistor MOS, we make use of the previous physical 
analysis. The design flow of CMOS circuits generally consists of several phases. In the phase 
dedicated to the circuit analysis, three steps are generally considered:   
? DC static analysis (circuits operating point (OP), DC transfer analysis) 
? AC linear analysis (AC transfer, stability) 
? Transient (step response, large signal stability) 
2.3.1 Static I-V Characteristic 
Fig. 2.7 shows typical ID=f(VDS), ID=f(VGS) characteristics. As we have already pointed in the previous 
section, the transistor operates basically in three operating modes: cut off (subthreshold), linear and 
saturation. 
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a) b) 
FIG. 2.7: Measured characteristic of N-MOS transistor 15/5 µm  a) ID  vs. VGS with 
plotted gm = dID/dVGS  b) ID vs. VGS characteristic for the same transistor for 
various VGS voltage  
In the following, we summarize the basic I-V characteristic and show that the basic transistor 
parameters can be controlled in the transistor geometrical scaling of W and L). 
 To simplify the notations, the parameter μCOX will be also labelled gain factor KPN and KPP for an 
N-MOS and P-MOS transistor, respectively, and product μCOXW/L as the transistor “gain” β (both 
expressed in A/V-½).   
Transistor in the Subthreshold Area 
The Transistor with the gate voltage below VTH has no induced channel on the barrier interface and 
was previously considered as switched off. In reality, the concentration of free electrons on the 
channel surface is not fully zero for VGS < VTH and a small diffusion current between the source and 
the channel can be observed. The transistor operating in this region (also called weak inversion) has 
an exponential dependence of I0 and VGS, given approximately by [25]: 
 
( ) ( )
2/
2 exp 1
/
μ λGS THD x OX DSnkT q V VWI C VL e nkT q
⎡ ⎤⎛ ⎞−≈ +⎢ ⎥⎜ ⎟⎝ ⎠⎣ ⎦
 (2-17) 
This equation well approximates the subthreshold conductance around the zero gate voltage. A 
continuous increase of VGS towards VTH results in successive increase of channel charge, up to channel 
induction. It means that no abrupt On/Off drain switching occurs when the VGS voltage swing around 
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the VTH voltage. The consideration of subthreshold current is important in some cases, such as the 
evaluation of leakage current at high temperatures. Hence, many applications can make use of this 
region because of the high gm/ID factor (chapter 2.4.3), where a very low power application can be 
designed, as is the case of very low consumption amplifiers [26] (Iq = 10 nA).  
Transistor in the Linear Region 
For the gate-source VGS voltage above the VTH and drain to source voltage lower than VGS – VTH, the 
transistor operates in so-called linear (ohmic) regions. We can assimilate the transistor as a resistance 
controlled by the gate voltage. The drain current follows Eq.(2-11), where for very low VDS, the 
quadratic term can be neglected. We can rewrite the linear formula by making use of KP and β as: 
 ( ) ( )D GS TH DS GS TH DS
WI KP V V V V V V
L
β≈ ⋅ − = ⋅ − . (2-18) 
The resulting drain-source resistance can be so deduced as in linearized form as: 
 
1
( )
DS
DS
D
GS TH
VR WI KP V V
L
= ≈
⋅ −
, (2-19) 
when the VDS voltage approaches the VDSsat, the term 2 2DSV in Eq.(2-11) has to be considered. In this 
case, the 1/RDS slope is no longer exactly linear as we can see in Fig. 2.7 a). 
Transistor in the Saturation Region 
The horizontal parts of I-V characteristics Fig. 2.7 b) corresponds to the transistor operating in a mode 
“constant current source” called saturation. This region can be reached by setting VDS above the value 
VDSsat (VDS > VDSsat). As we have shown in section 2.2.2, the channel reaches no longer the train 
extremity and is “pinched off”. The drain current follows the square law given by (2-16). Usually, the 
channel length modulation term λ(VDS-VDSsat) is simplified to λ·VDS, from which results:  
 ( ) ( )2 1
2D GS TH DS
KP WI V V V
L
λ= − + , (2-20) 
valid for VSB = 0. The channel length modulation factor λ is defined by (2-15), and vary in function of 
process parameters in between 0.1-0.01 [V-1] (the channel length modulation is sometimes assimilated 
to the Early voltage (Fig. 2.8) of a bipolar transistor). This factor limits the output resistance of the 
transistor operating as a current source and for small signal variations can be modelled as the parasitic 
source to drain resistance rDS:                      
                                                        
1
DS
D
r
Iλ= .                                                           (2-21) 
DS
D
1slope = g =
λI
≈
 
FIG. 2.8: Effect of channel length modulation to the current ID 
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In a majority of analog CMOS circuits, the transistors operate in the saturation mode, where the 
performances are well defined and are easily reproducible. On this account, we consider formula 
(2-20) as one of most important one in CMOS circuit design. 
 
2.3.2 Small Signal Parameters 
In many cases, we are interested to determine the dynamic parameters of CMOS circuits as the 
voltage gain of amplifier, input or output impedances etc. Usually, this family of parameters makes 
use of linearized static parameters, what refers to the 1st derivative of the I-V characteristics. The 
linearized parameters are called “small signal” parameters and analysis dealing these parameters is 
called small signal analysis. 
Basically, two kinds of parameters are used in the analysis: static small signal transconductance (or 
conductance) g and small signal capacitance c. The interest this use can be realized during the 
analysis, where even a complex circuit can be modelled by a simple linear model. However, the 
results are only valid for signals that are relatively small as compared to eventual nonlinearities of the 
circuit characteristics.  
The transistor MOS is described by the basic parameters: 
• Gate transconductance gm 
• Channel conductance gDS 
• Body transconductance gmB 
As mentioned above, all parameters are derived by using the static I-V characteristic, namely (2-17), 
(2-18), (2-20). The (small signal) drain current iDS of the transistor can be written as function of all the 
terminal voltage as the superposition: 
 
Q Q Q
D D D
DS GS SB DS
GS SB DS
I I Ii v v v
V V V
⎛ ⎞ ⎛ ⎞ ⎛ ⎞∂ ∂ ∂⎜ ⎟ ⎜ ⎟ ⎜ ⎟= + +⎜ ⎟ ⎜ ⎟ ⎜ ⎟∂ ∂ ∂⎝ ⎠ ⎝ ⎠ ⎝ ⎠
, (2-22) 
where δf(x)/δV(x) is one of the three considered transconductances, calculated for a given operating  
point (VGSQ, IDSQ,VSBQ). Accordingly, Eq. (2-22) can be re-written in the simple form: 
 DS m GS mB SB DS DSi g v g v g v= − + . (2-23) 
This symbolic expression can be graphically represented by an equivalent circuit named static small 
signal model of the transistor MOS. It contains a gate to source voltage controlled current source iD, a 
source to substrate voltage controlled current source iB and constant drain to source resistance rD. 
 
FIG. 2.9: Static small signal model of the MOS transistor containing the gate and 
substrate transconductance gm an gB, and channel resistance rDS (=1/gDS)  
Gate Transconductance gm 
For an alternative signal vGS superposing to the continuous voltage VGS, the saturation drain current 
given by (2-20) can be rewritten as the sum IDS(VGS)+iDS(vGS): 
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 ( )( ) ( )2 1
2DS DS GS GS TH DS
KP WI i V v V V
L
λ+ = + − + , (2-24) 
where the value of iDS is a function of the slope /D GSI V∂ ∂ , called gate transconductance gm. For a 
given operating point (indices Q), the value of the gate transconductance can be written as a function 
of VGS:  
 ( )Dm GS TH
GS
I Wg KP V V
V L
∂= = −∂ , (2-25) 
and can be assimilated into the voltage/current gain. Fig 2.7 a) shows a graphical interpretation of  gm 
where the value gm depending on applied VGS can be seen. In some cases, it can be advantageous to 
express the gate transconductance in terms of the drain current ID:    
 
22 Dm D
GS TH
IWg KP I
L V V
= = − . (2-26) 
These two last equations (2-25) and (2-26) show that the gate transconductance can be fixed 
simultaneously by the VGS voltage, or by the drain current ID. We can similarly derive the 
transconductance of the transistor operating in the ohmic region: 
 m GS
Wg KP V
L
=  (2-27) 
and subthreshold region respectively: 
 
0
D
m
Ig
kT q N
= ⋅ , (2-28) 
where VT=kT/q is the thermal voltage and N0 the subthreshold slope parameter [22].  
Channel Conductance gDS 
The channel conductance gDS can be assimilate to the parallel channel resistance rDS (Fig. 2.9), as 
defined by Eq.(2-21). This “resistance” is caused by the channel length modulation occurring in the 
saturation area and by the channel conductance in the linear region (Eq. (2-19)). By derivation of 
(2-20) with respect to VDS, the channel conductance in the saturation region can be expressed as: 
 ( )2
2
D
DS GS TH DS
DS
I KP Wg V V I
V L
λ λ∂= = ⋅ − ≈∂ , (2-29) 
where λ is the channel length modulation factor (2-21). The value of gDS in linear region can be found 
similarly as:  
 ( )DS GS TH DSWg KP V V VL= − − . (2-30) 
Generally, the channel conductance is the parameter that degrades the performance of the transistor 
operating in the saturation. Its elimination can be provided by a proper circuit design (i.e. using of 
cascode configuration, see section 5.4.1) or by proper device scaling (λ is less for the long channel 
devices, see Eq.(2-15)). 
Substrate Transconductance gmB 
As shown by Eq. (2-3) and Eq.(2-4), the threshold voltage has a slight dependence on source to 
substrate voltage. Since VSB ≠ 0, value gmB can be expressed as: 
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2 2Q Q
D TH
mB m
TH SB F SB
I Vg g
V V V
γ∂ ∂= ⋅∂ ∂ Φ + , (2-31) 
where γ, and ΦF are the parameters introduced in section 2.2.2, VSB is source to substrate voltage at 
operating point Q and gm is the gate transconductance given by (2-25) or (2-26).  
2.4 Parasitic Elements in the MOS Device 
The aim of the mathematical description of the MOS transistor is to approximate the behaviour of a 
real device. However, a real MOS transistor is affected by many “secondary” parameters. A complex 
mathematical description of such parameters is available in the appropriate CAD models. In this 
section, we will focus to the most important “parasitic” elements: capacitances in the MOS device and 
effects arising from the low dimensions of the transistor. 
2.4.1 Capacities in the MOS transistor 
If the small signal model is used for the dynamic analysis (AC or transient), it has to be completed by 
the parasitic capacitances present in the structure. In the previous section, we have noticed, that the 
capacitance is considered as a small signal parameter. Generally, two types of capacitances are 
present in the CMOS circuits: 
? Capacitances caused by device geometry 
? Variables capacitances depending on the operating point 
Since the sum of theses capacitances on the device terminals is present, the total capacitance has to be 
evaluated for a given operating point. The basic model, including all terminal capacitances is shown 
in Fig. 2.10 a) and the physical meaning of these capacitances is presented in the device model 
Fig. 2.10 b). 
The gate-drain and gate-source overlap capacitances CGDO, CGSO, respectively, originate from the 
device shape. The gate electrode covers the drain and source areas and are characterized by the 
overlap length LD (Fig. 2.10). Since the dielectric is characterized by the thickness tox and εr, the CGDO 
and CGSO capacitances can be expressed as the product: 
  0 rGS O GDO D OX D
ox
C C W L C W L
t
ε ε= = ⋅ = ⋅ ⋅ , (2-32) 
where the COX is the gate surface capacitance. The overlap length is generally given as a capacitance 
per unit of length (~100 pF/m for AMS 0.35 µm process).  
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a) b) 
FIG. 2.10: a) MOS terminal capacitances, b) physical interpretation off the MOS capacitances 
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The dominant capacitance of the MOS transistor is the gate-to-channel capacitance, treated in the 
section 2.2.2. Here, a strong VGS voltage vs. gate-to-channel capacitance dependence in depleted 
region can be observed (see also Fig. 2.11). If the channel surface is free of charge (depleted) the 
gate-to-channel capacitance is replaced by the gate-substrate CSB capacitance with relatively low 
value. When positive charges are present on the channel surface (transistor in accumulation mode), 
the gate-substrate CGB capacitance is given by channel surface capacitance COX: 
 GB OXC C W L= ⋅ ⋅ . (2-33) 
In the other hand, we can write the same formula for strong inversion (ohmic and saturated regions), 
where the inducted (conducting) channel is present. So that the gate to channel capacity CGC = CGB.  
  
0
5 10-14
1 10-13
1,5 10-13
2 10-13
-2 -1 0 1 2 3
 
FIG. 2.11: C-V characteristic of the N-MOS 15 µm/5 µm transistor.(Terminals D, S, B 
are grounded)  
To show the relationship between the VGS voltage and gate capacitance CGS, Fig. 2.11 was drawn as a 
typical C-V characteristic [27], [22]. As we can show in Fig. 2.4, the inducted channel creates the 
depleted area between the channel and the substrate. It follows that the gate-substrate capacitance CGC 
is “shielded” by the inducted channel (connected to the source and drain terminals). Consequently, the 
CGC capacitance in the ohmic region is splitted between the drain and source electrodes (so that 
CGS = CGD = ½CGC+CGO). This is not the case in the saturated region, where the drain is separated from 
the channel (therefore CGD = 0). Generally, we estimate CGS = 2/3CGC + CGDO.  
This situation is demonstrated in Fig. 2.12, where the capacitance distribution was drawn as a 
function of the VGS and VDS voltages (for N-MOS W/L = 15µm /5 µm). Here, we can see the 50% 
capacitance division between the source and drain. By focusing to the VDS voltage, the transition 
between the saturation and ohmic region is visible as the decrease of capacitance above VDSsat.  
The drain and source electrodes create also the inversely polarized PN junctions (see Fig. 2.10), with 
barrier capacitance Cj given approximately by: 
 0 00, where 2
1
j
j e si SUB
j jm
B
B
C A q NC C
V
ε ε⋅= = Φ⎛ ⎞−⎜ ⎟Φ⎝ ⎠
, (2-34) 
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where Cj0 is the surface zero voltage junction capacitance, ΦB the intrinsic PN junction potential, A 
the effective junction surface and mj the gradient coefficient of the junction. The PN junction exhibits 
a typical, decreasing capacitance vs. applied voltage tendency. 
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FIG.  2.12: C-V characteristic of gate capacitance plotted as function of VGS and  VDS 
showing the transition between the ohmic and saturation area (N-MOS 
15µm/5µm)       
The contribution of all particular capacitances is collected in Tab. 2.1 for various 
operating modes.  
 
TAB 2.1: IMPACT OF PHYSICAL CAPACITIES TO THE TERMINAL CAPACITIES IN THE 
VARIOUS OPERATING AREAS 
 WEAK INVERSION STRONG INVERSION 
(LINEAR) 
STRONG INVERSION 
(SATURATION) 
CGD Col CGC/2+Col Col 
CGS Col CGC/2+Col 2/3CGC+Col 
CGB CGC ||CCB 0 0 
CSB CjSB CjSB+CCB/2 CjSB+ 2/3CCB 
CDB CjDB CjDB+CCB/2 CjDB 
 
2.4.2 High Frequency Small Signal Model 
To provide an analysis in the frequency domain, we need to construct a simple AC model of the 
transistor. This can be performed by including the parasitic capacitances Fig. 2.10 into the static 
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model of transistor Fig. 2.9. Fig. 2.13 shows such a model, where all nodal capacities Fig. 2.10 a) 
have been accounted for.  
 
FIG. 2.13: AC small signal model of the MOS transistor 
In many cases, we operate with the MOS transistor having the bulk and source terminal at equal 
potentials. In this case, the capacitances related to the bulk are shorted and model Fig. 2.13 can be 
simplified as shown in Fig. 2.14. 
 
FIG. 2.14: AC small signal model without substrate effect  
However, the complex evaluation of AC performances is relatively difficult and in practice is usually 
provided by the simulation with complex (high level) transistors model.  
2.4.2 Small Scale Transistor Devices 
The previously presented description of the transistor based on the “linear, gradual channel 
approximation” fits well for large scale devices (L, W > ~2 µm) [28].  Hence, this model can lead to 
some unexpected behaviour, as an infinite electrical field and infinite carrier velocity at the pinch-of 
region (see sub-section 2.2.2). However, new phenomena can occur due to the capability of recent 
technologies which approaches the quantum limits at nanometeric scale. In the following, we are 
going do describe the two most important effects occurring at low-scale devices: the carrier velocity 
saturation and the threshold voltage swing. 
Carrier Mobility Saturation 
The carrier velocity was shown in Eq. (2-1) to be a linear function of the electrical field. Hence, its 
value is limited by scattering speed vsat, caused by collisions with the semiconductor crystalline lattice 
[22], [29]. A typical critical field Esat, where carriers reach this speed are 104 V/cm and 5×105 V/cm for 
N-type and P-type silicon semiconductors, respectively. Therefore, the effect of carrier velocity 
saturation become more important for N-type MOS devices, and must be considered for a channel 
length L small enough as a few µm). In reality, the velocity saturation causes the smoothing of the 
pinched-off area and results in a thin electron channel where particles are carried towards the drain.   
For a longitudinal electric field high enough so that induced carriers reach the velocity saturation, the 
drain current ID remains almost constant and depends only on the depth of inducted channel. 
Naturally, this “depth” is controlled by the applied voltage VGS. 
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In this case, the transistor enters in saturation with a voltage VDSEsat lower, than the above considered 
VDSsat. The definition of a “new” saturation voltage has to take into account the critical electrical field 
Esat and is frequently provided by the following equation [23]: 
 
1
GS TH
DSEsat
GS T
sat
V VV V V
L E
−= −+ ⋅
, (2-35) 
For Esat exceeding the value (VGS−VTH)/L, the saturation velocity voltage VDSEsat can be simply deduced 
from the channel length as VDSsat = Lvsat/μ = L·Esat. Consequently, the velocity saturation can be 
considered in Eq. (2-9) by replacing the term (μdV/dx) by vsat: 
 
2
μx OX
D GS TH sat
CI W(V V ) E= − ⋅ . (2-36) 
In this equation, the current is no longer a quadratic function of the VGS voltage. To demonstrate 
carrier velocity saturation, an example of the I-V characteristic has been plotted in Fig. 2.15. The 
characteristics correspond to a transistor (W/L=10/1µm N-MOS), where the operating conditions have 
allowed to reach both regimes of normal and carrier velocity saturation. In this figure, linear vs. 
quadratic dependence of the ID vs. VGS, as follows from Eq.(2-36) can be seen.  
Similarly to the saturation area, the transconductance can be delivered in the velocity saturated 
transistor by δID/δVGS :  
 
2
μx OXD
m sat
GS
CIg WE
V
∂= =∂ , (2-37) 
which is to be included in the small signal model of transistor Fig. 2.13 (the nodal capacitances 
correspond to the normal saturation area).  
A transistor operation in the velocity saturation mode is usually considered as inconvenient, because 
of low value gm/ID (see further the section 2.4.3). For the nowadays low dimension transistors, the 
value of maximum “current per width” is one of the important figures of merit. Its optimization can 
be performed via a choice of the process parameters, as using of very thin insulating (e.g. high-κ) 
dielectric, for instance.  
 
FIG. 2.15: I-V characteristic of transistor in linear, saturated and velocity saturated 
regions (plotted for N-MOS 10 µm/1 µm) 
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Threshold Voltage Swing 
Another effect arising in the low dimension devices is the threshold voltage swing. This effect is 
linked to the charge distribution in transistor. The charge distribution varies with dimensions of drain 
and source depleted regions as well as when approaching the channel edges. A complex mathematical 
solution results in a 3D problem and it is usually included in the complex transistor models.  
Generally, a short channel device (with a channel length comparable to the width of depleted region) 
results in lower threshold voltage. On the other hand, narrow channel devices have a slight VTH 
voltage increasing dependence [29]. 
2.4.3 Figure of Merit of the MOS Transistor 
Reaching the optimal performances of electrical circuits is naturally conditioned by the optimal 
choice of the CMOS process. It is common, for instance, to choose a process with lower VTH, to 
provide a larger switching speed in digital circuits. On the contrary, from low VTH can result an 
unwanted higher leakage in the switch-off state which is an important drawback for a low power 
design.  
Each process (e.g. CMOS, BiCMOs) is characterised through key parameters, as the geometrical 
resolution, SiO2 oxide thickness or doping concentration. In electronic design, we are interested to use 
rather “electrical” parameters such as KP, VTH, or some specific parameters as further introduced 
gm/ID or parameters describing the maximal frequency range. 
gm over ID 
   One of the frequently considered parameters of the MOS transistor is the transconductance 
efficiency. Generally, the performances of CMOS circuits (gain, transition speed) are improved by 
higher transconductance. Therefore, the transconductance related to the static drain current (i.e. power 
consumption), expressed as gm/ID is one of the fundamental figures of merit of the transistor. The 
curve gm/ID=f(ID) is almost the same for all transistors fabricated on the identical technological 
process. This feature would allow a simple comparison between different transistors with respect to 
goal application. Moreover it provides an interesting tool allowing the designer to get an optimal 
choice of transistor operating conditions.  
An example of the gm/ID=f(ID) characteristic is plotted for N-MOS and P-MOS transistors (W/L=10 
µm/1 µm) operating in all important areas (e.g. velocity saturation, saturation, and subthreshold), as 
shown in Fig. 2.16.  
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FIG. 2.16: gm/ID characteristic of an N-MOS and P-MOS AMS 0.35µm transistor drawn 
from  Spice-level 7 model 
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Naturally, a high value of gm/ID is desired. It is interesting to notice that the higher value is reached in 
the subthreshold region, where the drain currents in the range of nA. This makes the subthreshold 
region very attractive for ultra low power applications. On the contrary, in the velocity saturation area 
we can observe a low gm/ID value, where, as already mentioned, the performances of the transistor are 
degraded.   
The gm/ID characteristic is an interesting design tool important in particular for weak and moderate 
inversion. The use of gm/ID is a promising way to an accurate MOS transistor modelling. The main 
advantage of this model (such as EKV [32], [33]) is the fact that the transistor is considered as an 
integral element, where no “transition errors” between different regions are observed.  
Frequency Figures of Merit 
The high frequency performance is another important factor considered in the design of electronic 
circuits. However, it should be difficult to express the high frequency behaviour by a single parameter 
(number), as its value would differ for each particular configuration. We usually consider the 
frequency of extrapolated unity current gain ωT of the transistor as the fundamental figure of merit. 
This current transfer can be expressed in common source configuration with grounded drain terminal 
as: 
 
( )
( )
D m
G GD GS
i g
i C C
ω
ω= + . (2-38) 
Here, the gate current iG (ideally zero for DC) is only due to the CGD and CGS capacitances. However, 
we can notice, that the large capacitance CDB is not considered in this transfer function. This equation 
(2-38) allows to find the extrapolated unity current gain frequency ωT: 
 mT
DG GS
g
C C
ω = + , (2-39) 
where, as shown in sub-section 2.4.1, a sum of capacitances has to be considered for a given operating 
point. To reach the optimal high frequency behaviour, various optimisation tools can be used. For 
instance, it is advantageous to consider the gm/ID characteristic or make use of an analytical 
description as shown in section 6.1.1 (see Eq.(6-5)).   
The value of ωT can be expressed as a function of transistors’ parameters (μCOX) and channel 
dimension W and L. As shown in Tab. 2.1, the CGS gate-source capacitance is dominating in the 
saturation mode. In this way, the ωT of a saturated transistor can be written as: 
 2
( ) ( )3
2 2
3
x OX GS TH
m x GS TH
T
GS
OX
WC V Vg V VL
C LC W L
μ μω
− −≈ = =
⋅
. (2-40) 
and similarly, in the velocity saturated mode: 
 
3
2 4
3
m x OX SAT x SAT
T
GS
OX
g C WE E
C LWLC
μ μω ≈ = = , (2-41) 
reaching lower ωT frequencies compared to a transistor in the normal saturation mode. Naturally, the 
correct evaluation should be based on more accurate models, e.g. including the gate access resistance 
rg or previously mentioned CGD capacitance for instance. 
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2.5 Basic process parameters 
The selected process ASM 0.35µm 5V is a standard CMOS process with 4 interconnection layers and 
a maximum supply voltage of 5.5 V. This technology allows integration of all basics components, as 
the MOS transistors, capacitors and resistors. The cross-section is shown in Fig. 2.17. Basic 
parameters characterising the N-type and P-type transistors are collected in Tab. 2.2.  
 
FIG. 2.17: Cross section of the AMS 0.35µm process  
In reality, any CMOS process has a large dispersion of process parameters. However, the tolerance 
remains constant for a given process run. This is an important feature resulting in almost perfect 
devices matching in a range well below 1℅.  
TAB 2.2: KEY PARAMETERS FOR AMS 0.35µm 5 V PROCESS (ε0=8.85×10-12 F/m) 
PARAMETER N-MOS P-MOS UNIT
VTH 0.7 -0.9 V 
γ 1 -0.65 √V 
KP 100 32 µA/V2 
µ 450 135 cm2/Vs 
tox 15 15 nm 
Nsub 160 70 1015/cm3 
dVTH /dT -1.5 2.1 mV/K 
εOX 3.9 3.9 - 
2.6 Trends in CMOS development 
Nowadays, we find many different research ways in the domain of microelectronics. We can mention 
for instance the area concerning the technological research allowing the integration of nanometeric 
components, or the applied research integrating such recent devices in the industrial applications.   
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Generally, the research is split between the analog and digital circuits. This is caused by different 
objectives, where for instance the digital circuits require very small devices allowing high density 
integration, whereas the analog circuits can be based on larger transistors, which are advantageous 
with respect to the power consumption or noise. 
In the following, we are briefly introducing two representative domains in the micro/nano electronic 
research: ultra low scale CMOS devices and single electron transistors. 
2.6.1 Very Low Dimension Transistors 
The impacts of recent technologies allow to scale the channel length of silicon transistor down to 
some tens of nm. This should approach the physical limits of classical planar CMOS devices.  
Fig. 2.18 shows an example of a 45nm MOS transistor TriGate, fabricated by Intel [34]. As we can 
see in Fig. 2.18 b), this transistor has the drain current controlled by the “3D” gate, surrounding the 
channel. This provides better control of channel conductivity (expressed by ratio of on/off currents). 
The relatively good performances are reached by using of a special strained silicon, high-κ dielectric 
(~3nm) and metallic high conductivity gate electrode.  
 
a) b) 
FIG.  2.18: 45nm Intel TriGate transistor, a) AFM image; b) schematic design [34] 
Devices with size below ~10 nm no longer behave as classical MOS transistors based on the drift-
diffusion theory. In these devices, the electron mean free path is equal or lower than the mean length 
between two electron collisions with crystalline lattice. The current transfer is described by the 
quantum transport theory and by quantum effects (tunnelling). The most important effect controlling 
the drain to source current is the ballistic/quasi-ballistic transport and source-to-drain (S/D) 
tunnelling.   
The ballistic transport is linked to the mean free path (λ), which dominates devices shrieked down to 
10 nm. The transport theory [28] defines the drain current of a low dimension transistor as: 
 
2
T
D i DS
B
vI WQ V
L k T
λ
λ= + . (2-42) 
In this Equation, Qi is a channel charge, L the length of the channel and vT the electron scattering 
velocity. The mobility of carriers in the semiconductor can be generally expressed as µ=vTλ/(2kBT), 
which can be compared with (2-9). Here, for L > λ both expressions (2-9) and (2-42) become 
equivalent.  
On the contrary, the source/drain tunnelling imposes the fundamental gate length limits, caused by 
leakage current in the off-state. It is estimated that the fundamental device length is limited to some 
5 nm, where the ION/IOFF current ratio reaches a value around 100.  
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2.6.2 Single Electron Transistor 
A device of the size of the atomic scale is completely dominated by the quantum effects. A single 
electron transistor (SET) is the nanoscale quantum transistor based on the Coulomb Blockade [36]. 
The coulomb blockade is the effect allowing to control the electron tunnelling via the potential 
difference between the electrodes 
In the SET, the drain current is, similarly to the classical MOS transistor, controlled by the gate 
voltage. Fig. 2.19 a) shows a physical setup of the SET, which consists of an isolated metallic 
electrode (island), separated from the drain and source by two tunnel junctions. The gate electrode is  
 
a) b) 
FIG. 2.19: Single Electron Transistor (SET) a) structure with two tunnel junctions, 
b) drain current periodicity with island charge [36] 
capacitively coupled to the “island” via a very small capacitance Cg. The charge of this capacitor 
allows to control the resulting drain-to-source current. 
The potential of the island can be controlled by the applied gate voltage VG. If we consider the Cg 
capacitance (of very low value) with charge n·q, the resulting potential can reach only the discrete 
values V = n·e/Cg. The drain current is consequently controlled by this discrete potential and results in 
a periodical IDS versus VG I-V characteristic (as a new electron is added/removed from the isolated 
region - see Fig. 2.19 b).  
  To provide a correct function of the transistor, the energy qV has to be large compared to the thermal 
energy of the electron kBT. This requires either an island size about one nanometer (almost one atom 
dimension), or very low temperature (cryogenic) operation in the mK range. 
We can notice that the transistor operates with ultra low drain current as well as with high access 
resistance (source, drain). This latter, in fact, make a subject of discussion about the usefulness of 
such a transistor in integrated electronic devices. Nevertheless, we can find some experimental 
circuits based on the described coulomb blockade in [37], for instance. 
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3.1  Noise in Electronic Circuits 
Electrical noise is an unwanted signal unavoidably imposing a sensitivity limit to any electronic 
circuit. The presence of noise can have many origins, such as microscopic fluctuations in matter or 
variations of system conditions (e.g. temperature). The unpredictable, random nature of noise does 
not allow its simple removal from the signal path. However, correct circuit design and advanced 
signal processing, along with the use of recent, ultra-low noise devices, allows approaching the 
quantum limits imposed by the front-end physical sensors. 
 In this chapter, we briefly introduce basic elements being responsible for the noise and introduce 
the relationships between the parameters of components and generated noise. These relationships 
would present a fundamental background in the next design of low noise amplifiers. 
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FIG. 3.1: Generated sequence of noise with Gaussian distribution  
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3.1.1 The Random Nature of Noise 
Each electronic component contains one or several uncorrelated noise sources. These so-called 
“stochastic” sources can be quantified by a statistical mathematical description [39], [40]. The most 
important characteristics are the amplitude distributions in time and in frequency domains.   
Fig. 3.1 shows an example of generated noise sequence (left) and its distribution function (right), 
giving the probability of the signal to have a specific value inside a [VMIN, VMAX] range. The most 
frequently used distribution is the “Gaussian distribution” characterized by its mean value μ and its 
standard deviation σ, given as: 
 
( )2
21( )
2
μ
σ
σ π
x
p x e
⎡ ⎤−⎢ ⎥−⎢ ⎥⎣ ⎦= . (3-1) 
The p(x)dx is the probability of a measurement to have a value within the range [x ; x+dx ]. The 
distribution mean is the arithmetic average value of the stochastic (noise) signal and is sometimes 
referred to the DC voltage. Its value can be calculated for any continuous random process in a 
given time interval T as:  
 ( )
0
1 T
tv v dtT
= ∫ , (3-2) 
Ideally, we take T → ∞.  The standard deviation σ  is defined as the square root of the variance, 
which derives from the squared differences between data points and the mean value μ. The natural 
characteristic of any probability distribution (e.g. Gaussian) is the unity surface below the curve: 
 ( ) 1p x dx
∞
−∞
=∫ . (3-3) 
The quantification of the noise in terms of electrical voltage (current) can be done by using a 
classical Root-Mean-Square RMS value. A noise signal can be characterized by a continuous 
voltage of value VRMS, defined as voltage having an equivalent heating effect as the noise signal. 
The RMS value of an alternating signal v(t) is defined as:  
 2
0
1 ( )P
T
RMS
P
V V t dt
T
= ∫ , (3-4) 
where TP is the observation time, which should be ideally equal to one period or to infinity (for a 
stochastic signal). The values of VRMS and standard deviation allow estimating a maximum peak 
voltage. For instance, for a typical σ ~ 3 the noise will remain within the interval [-6·VRMS,+6·VRMS] 
in  99.7% of time. 
As will be shown in following, noise analysis dealing with uncorrelated signals uses methods 
differing from these used in the analysis of linear circuits. This is primarily due to the invalidity of 
the superposition principle. Usually, we operate with the squared values (voltages and currents, i.e.  
v2n and i2n), which in fact correspond to the noise powers. 
Another important parameter of the noise is its frequency distribution (spectrum). Contrarily to 
periodic signals, spectral characterization of stochastic process cannot be provided by classical 
Fourier series. It is evident that for such a signal, the phase (for instance) cannot be defined. To 
describe the noise (voltage, current, power) distribution in the frequency domain, spectral density 
values (voltage vn(ω), current in(ω), and power Gn(ω) respectively) are defined as the “amount” of 
the signal per unit of bandwidth (Hz).   
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3.2 Noise Sources in Electronic Systems 
  Noise can have many origins and is omnipresent in almost all physical processes. However, some 
noise sources are usually dominant, and therefore need prior investigation. Each noise source has a 
major dependence on some parameter such as the value of a resistance, the temperature, or 
operating frequency range, for instance. The understanding to these basic parameters can play an 
important role in the noise optimization of electronic circuits.  
3.2.1 Thermal Noise 
Thermal noise is one of the fundamental noises in electronic circuits. It is also called Johnson or 
Nyquist noise. The origin of thermal noise can be found in the thermal agitation of electrons and 
phonons in the conductor. This agitation is due to the thermal energy kBT. The collision of electrons 
with the crystal lattice induces a local variation of the charge, which is revealed by the presence of 
a noise current or voltage on the conductor terminals. The noise power available in any conductor 
is defined by the Johnson formula: 
 N BP k T f= Δ , (3-5) 
where k is the Boltzmann constant (1.380×10-23 J·K-1), T the absolute temperature in kelvin and Δf 
the (effective) noise bandwidth where the noise power is measured. The thermal noise is 
characterized by a constant spectral density ideally through the whole frequency spectrum. The 
noise with such spectral distribution is frequently referred to as white noise. However, taking an 
infinite frequency bandwidth Δf, the total noise power defined by (3-5) would seem to diverge into 
infinity. In reality, this bandwidth is limited and remains constant only until kBT is much lower than 
hf * [42].  
The thermal noise defines the fundamental limits in electronic circuits. For instance, Eq.(3-5) can 
be used to express a noise floor of the electronic circuits operating at room temperature, being -
174 dBm/Hz (dBm is the decibel referenced to 1 mW).  
Noise current and voltage: the noise power available in a conductor can be expressed in terms of 
a noise voltage and current, through its intrinsic resistance. Thermal noise voltage and current can 
be determined for maximum power transferred towards the load resistance RL. For matched source 
and load resistances R = RL, the transferred power can be obtained as: 
 
2
4
n
N
vP kT f
R
= = Δ , (3-6) 
The resulting RMS voltage vn at the resistor contacts measured within a limited bandwidth Δf is : 
 4nv kTR f= Δ , (3-7) 
expressed in V/Hz-½ or nV/Hz-½. Similarly, we can define the noise current generated by the 
resistor R: 
 
4
n
kT fi
R
Δ= , (3-8) 
                                                     
* In fact, the spectral distribution of thermal noise is given by Plank’s Law. The total noise power 
available in the conductor can be expressed by integral of its frequency spectrum: 
                
0 1
h
kT
hP d
e
ν
ν ν
∞
⎛ ⎞⎜ ⎟⎝ ⎠
=
−
∫ , 
which leads to the total power of 4.108 W at T = 290 K 
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in A or nA/Hz-½. In practice, calculations commonly consider the squared noise voltages (currents), 
equivalent to the noise power and expressed in V2/Hz and A2/Hz, respectively: 
 2 24 and 4n nv kTR f i kT f R= Δ = Δ , (3-9) 
The presence of Johnson noise can raise a question about the origin of such a power. We can show 
that for devices in thermal equilibrium, the power transfer between two resistive elements is 
balanced (i.e. no power is entering nor generated by the system). We can demonstrate such 
equilibrium by a simple (idealized) experiment. 
We can imagine two resistances R1 and R2 with identical values, placed into ideal calorimeters and 
interconnected by a virtual (noiseless and zero thermal conductivity) transmission line. At t = 0, the 
first resistor is at room temperature T1 and second one at a lower temperature T2 (Fig. 3.2). 
1P kT≈ 2P kT≈
 
FIG. 3.2: Demonstration of noise power transfer between two resistors maintained at 
different temperatures 
At t = 0, both resistances generate powers P1 and P2, where P1 > P2. The transmission line enables 
the power flow between these two resistances. We can deduce that for t → ∞, both temperatures 
become equal, and the system reaches the thermal equilibrium. In this way, the resistance thermal 
noise can be assimilated to the one-dimensional radiation of black-body objects. 
3.2.2 The 1/fα Low Frequency Noise 
  The spectral density of noise can exhibit many forms, given by the noise sources and the 
frequency transfer characteristic of the amplifier. The 1/f noise is characterized by a spectral 
density increase at lower frequencies. We define the coefficient α as a slope of noise power 
spectrum in a logarithmic scale (we consider typically α = 1) [39], [43], [44]. The 1/f noise can 
have many origins, and exists in almost all physical systems: from electronic devices as resistors, 
diodes or transistors, to non-electric ones as road traffic distribution, for instance.  
1/f noise, also referred as flicker noise is associated to a current flow in electronic device. Its 
current spectral density can be written in following form: 
 2,
DC
n f
Ii K df
f
β
α≡ ⋅ , (3-10) 
where IDC is the device quiescent current, K a constant characterizing the device, α the slope 
considered above and β a specific constant close to unity. We can note that, in real devices, the 
value of K is usually inversely proportional to the effective device surface. The RMS voltage at the 
resistance R resulting from integration between two frequencies fL and fH, can be written as: 
 
( )1
2
, ln
H
L
f
DC H
n f
Lf
I fv K R d f K R
f f
β α
α
= ⎛ ⎞= ⋅ = ⋅ ⎜ ⎟⎝ ⎠∫ , (3-11) 
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As opposed to white noise, the amount of signal remains constant over a frequency decade (for 
α = 1), which means for instance, that the integrated noise power is equal within the 0.1 - 1 Hz and 
10 – 100 Hz frequency span.  
The asymptotic nature of the spectrum can raise the questions about its limit at nearly zero or 
infinite frequencies. At higher frequencies, the noise is dominated by the thermal noise. The 
characteristic frequency at which the thermal and 1/f noise levels are equal is called “corner”, or 
corner frequency fC (Fig. 3.3.). 
1
1 αf =
 
FIG. 3.3: Power spectral density (PSD) of generated white and 1/f noise sequences 
 On the contrary, the flicker noise diverges at low frequency (DC) (see Eq.(3-11)). Obviously, this 
concept is unrealistic. Defining the mean value Eq.(3-2), we can mathematically avoid such 
divergence. Usually, the DC value of noise can be set to zero (as in Fig. 3.1), which causes the 
noise spectrum to naturally fall down at zero frequency. Alternatively, we can attribute the DC 
component of the flicker noise to the offset voltage of an amplifier.  
The physical origins of the 1/f noise are still a current research topic, particularly in recent low 
scale physics and quantum electronics. Suppression of this noise can improve the performances of 
low scale electrical components, where the 1/f noise is naturally enhanced. Generally, the origins of 
1/f noise are sought as consequences of materials’ inhomogeneity. A most critical point for 
electronic devices concerns the interface (surface), where impurity concentration is dominating (as 
is the case for the channel and SiO2 barrier interface of a MOS transistor). The amplitude 
distribution of the 1/f noise is often non-Gaussian. 
 
3.2.3 Shot Noise 
This noise is due the discreteness of the electrical current and occurs as a consequence of charges 
recombination in a potential barrier (like PN junction). Similarly to the 1/f noise, its value depends 
on the current flow, as it can be seen on the expression of the shot noise: 
 2n DCi qI f= Δ , (3-12) 
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where q is the elementary charge. This definition is valid as long as the upper frequency of Δf 
becomes comparable to 1/τ, where τ is the charge transit time through the barrier. For this reason, 
its spectral density is white (and Gaussian) only up to this frequency 1/τ. 
On the contrary, shot noise is not present (or exhibits a very low value) in conductors, because 
there is no potential barrier and the motion of electrons are correlated. 
 
3.2.4 Non-Electrical Noise Sources 
Random noise signals can arise as well, from fluctuations in the environmental conditions. This 
interaction can be limited by a correct design, for instance by a good shielding of the circuit. A 
most common external perturbation is the electromagnetic radiation caused by natural 
electromagnetic signals (atmospheric noise) or being the consequence of human activity. This latter 
may arise from 50/60 Hz power lines or radio station signals, for instance.    
  There are also non-electrical effects which should be considered as noise: the ambient 
temperature variation which affects the device parameters, acoustical noise related to the well-
known “microphonic effects”, high energy (ionizing) particles (e.g. cosmic radiations), or the 
components’ aging.  
 
3.3  Noise Analysis, Basic Noise Characteristics  
  An electrical circuit contains many different electrical parts, each having its own noise 
contribution. However, instead of a complex description including all these elements, we aim to 
characterize the system as an integral block. Such a characterization can be provided by relevant 
parameters: Signal-to-Noise Ratio SNR, Noise Figure NF and noise temperature Tn [40], [41].  
 
3.3.1  Signal to Noise Ratio SNR  
The amount of the noise (present in any electrical system) can be evaluated by comparing both 
noise and signal powers. This ratio can be expressed in dB by the SNR: 
 
2
10 10 210 log 10log
s s
n n
p vSNR
p v
⎛ ⎞ ⎛ ⎞= =⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠
, (3-13) 
where ps and vs refer to the signal and pn and vn to the noise, respectively. As we have shown 
above, the effective noise power increases with the effective noise bandwidth Δf. It follows that the 
value of SNR has to be defined for any specific (given) frequency range. The SNR ratio can be 
used to define the so called “Noise Equivalent Power NEP” as the equivalent signal power per unit 
bandwidth, where the SNR is equal to unity. This NEP is considered as the minimally detectable 
signal level.  
 
3.3.2  Noise Figure NF 
We have defined the SNR ratio characterizing the noise properties of the signal. On the contrary, 
noise figure is the factor detailing the noise properties of an amplifier. The noise figure is defined 
as the SNR degradation caused by amplifier and is one of fundamental figure of merit. Comparing 
both input and output SNR values gives directly the NF in dB: 
 IN OUTNF SNR SNR= − , (3-14) 
and being above 0dB (if the bandwidth is not reduced in the amplifier). We can now consider the 
amplifier connected to the signal source of internal resistance RS, where the output signal is only 
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thermal noise. The noise figure can be defined by amplifier noise v2a which is referred to the RS 
input thermal noise: 
 
2
10
410log
4
S a
S
kTR vNF
kTR
⎛ ⎞+= ⎜ ⎟⎝ ⎠
. (3-15) 
 Naturally, we wish to make the NF as low as possible. The (3-15) shows the NF decreasing by the 
increase of the source’s resistance RS. In this case, the low NF is caused by the high SNRIN (i.e. 
amplifier noise is not significant as compared to the high input SNR). It follows that in real 
systems, we must try to push the source resistance RS at the lower possible level (if a current is to 
be amplified, we do the opposite). Hence, in some cases, this method must be re-viewed: In the 
case of detectors, for instance, where the detectivity increases faster (with increasing resistance) 
than thermal noise (see subsection 4.2.1).  
    
3.3.3  Noise Temperature 
Another way to describe the noise properties of an amplifier is to use the noise temperature TN. Its 
value is determined as the equivalent temperature of a resistive source for which the input SNR 
reaches identical level as the amplifier output SNR. We can figure a noisy amplifier amplifying 
signal with no noise (generated by source resistance RS at T = 0 K). In this case, only the amplifier 
noise is present at the output. Now, any ideal noise-free amplifier is connected to a real noise 
source (with identical Rs value). The original amplifier noise value is reached at the source - having 
temperature TN - in fact being equal to noise temperature. The noise temperature can be obtained 
from the NF as:  
 10(10 1)NFNT T= − . (3-16) 
Typically, the TN value of any good amplifier must be significantly lower than the ambient 
temperature, which means that the noise produced by the amplifier itself is lower than the noise 
delivered by the sensor.  
 
3.3.4 Equivalent Input Noise Voltage: vn-in Noise Model 
The purpose of the noise model using the equivalent input noise voltage is to provide a simple tool 
allowing the replacement of all noisy elements in the circuits by a unique noisy element:  
equivalent noise source. This noise source includes the contribution of all components in the 
circuits. It is usually connected to the input, close to the signal source. This allows to compare both 
noise and signal amplitudes. Since this noise source is placed at the input, it is named as 
”equivalent input noise source”.  
,n Lv,n inv,n sv
,n ini
,n INv
a) b) 
FIG. 3.4: Construction of an equivalent input noise voltage source  
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We can consider an simple signal chain composed of the signal source with input resistance RS, 
high input impedance amplifier (with gain G(ω)) and load resistance RL. This is schematically 
shown in Fig. 3.4. 
We typically consider two noise generators: noise provided by signal source (Johnson noise), and 
amplifier noise voltage and current (vn-in). Measurements of (vn-in) values can be provided by the 
measurements of output noise with amplifier having:  i) shorted input and ii) input connected to a 
high impedance source. The measured output noise voltage can be then referred to the input by 
simply dividing by the voltage gain Gv. In real amplifier, the two noise sources (vn,in - in,in) are 
closely correlated (depended, C ≈ 1 ; see section 3.4.5) as both are generated in the same structure.  
However, correlation can significantly complicate the calculation. For a given value of source 
resistance, the sources form Fig. 3.4 a) can be replaced by a unique noise voltage source v2n,IN  
(vn,in - in,in considered uncorrelated): 
 2 2 2 2 2, , , ,Sn IN n s n in n inv v v R i= + + , (3-17) 
expressed usually in the PSD or RMS voltage. This noise source further allows to consider the 
amplifier as noiseless. As mentioned above, the equivalent input noise can be determined from the 
measured output noise, divided by the voltage gain G(ω): 
 
2
,2
, 2
( )
( )
( )
n out
n in
v
v
G
ωω ω= . (3-18) 
The analysis based on the equivalent vn - in noise model is a general technique valid for all types of 
amplifiers or active devices. Its consideration is important for the choice of the amplifier with 
respect to the signal source impedance (e.g. fabricated in bipolar or CMOS process). 
~ SR
~ 2SR
 
FIG. 3.5: Equivalent input noise voltage of bipolar transistor as a function of input 
resistance RS 
To demonstrate the dependence of the input noise on the source resistance, we can consider two 
limiting cases i) when the amplifier is connected to a signal source with zero resistance (i.e. a 
transformer) or ii) to a source with a very high resistance. In the first case, the short-circuit 
eliminates the contribution of the current source in,in, and only the noise voltage source is dominant. 
In the second case, however, even a low current in,in causes an excessive noise voltage across rs , 
which increases the total amplifier noise. This dependence is plotted in Fig. 3.5, where the total 
input noise vin increases with the source resistance, following Eq.(3-17). Here, the first line 
(amplifier noise en,in) shows a constant noise voltage. The thermal noise of source resistance is 
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proportional both to rs (with slope 1/2), and to the in,in·RS product (3-17), corresponding to a drop of 
noise current on the source resistance. 
3.3.5  Correlation 
Correlation provides a measurement of the association between two signals. When two signals 
have an identical shape (but not necessary the same amplitude), we say that these signals are 
correlated. Typical examples of correlated signals are two DC voltages or two sinusoidal signals 
with identical frequencies. The correlation is characterized by a correlation coefficient C: 
 ,1 ,2
0
( ) lim ( ) ( )
T
n nT
C v t v t dtτ τ→∞= −∫ . (3-19) 
This coefficient reaches unity for identical signals. On the contrary, noise signals produced by two 
independent sources are considered as uncorrelated (C = 0). A typical property for operations with 
correlation is whether superposition is valid or not. Superposition of uncorrelated signals has to be 
done via the sum of their squared RMS values, corresponding to the sum of their powers. The 
general expression can be written for two time signals vn,1(t) and vn,2(t) as: 
 ( )22 2 2,1 ,2 ,1 ,2 ,1 ,2
0
1lim ( ) ( ) 2
T
n n n n n n nT
v v t v t dt v v Cv v
T→∞
= + = + +∫ . (3-20) 
As we already mentioned, the correlation may complicate the calculations. For instance, the 
nonzero value of C results in an additional term 2·C·vn,inin,inRS in Eq.(3-17). This can be included in 
Fig. 3.4 noise model as the additional noise (current or voltage) generator.  
 
3.4  Noise in the MOS Transistors 
The noise in a MOS transistor is mainly caused by the channel noise. The principal difference 
compared to BJT transistor is the lack of shot noise (important only in the subthreshold region). 
The hand-made calculation usually deals with an equivalent input model vin-iin (Fig.  3.4), or 
directly with drain noise inD, as shown in Fig. 3.6.  
Figure 3.8 shows only a single noise source inD, covering all noise sources of the transistor. More 
accurate noise models, such as the models used in specialized software (CAD), deal with other 
noise sources, such as the substrate noise, or RTS (Random Telegraph Signal noise). These sources 
are well discussed in the available literature [45], [46], [47].  
rDSinDgm·vgs
Cgd
Cgs
G D
S,B
inD
 
FIG. 3.6: Simplified small signal noise model of the MOS transistor 
 
Thermal Noise  
Thermal noise of a MOS transistor is caused by the drain-to-source channel resistance. We have 
shown in the previous chapter that this resistance is directly 1/gm in the ohmic region. In the 
saturation area, we consider that the noise is reduced by an empiric constant ~ 2/3 [22]. By 
accounting this constant, the drain noise current in the saturation region can be expressed by (3-8) 
as: 
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 2,
8
3n D m
i kTg≅ . (3-21) 
The equivalent input noise voltage vn,in of the MOS transistor can be found by dividing in,D by the 
gate transconductance gm. The equation (3-21) shows the relationship between the drain noise 
current and the operating point (resulting from W/L, ID etc.), which is an important criterion for the 
following design. 
 
Flicker (1/f) Noise 
 As we already mentioned in the previous section, the 1/f flicker noise is dominant at lower 
frequencies. Equation (3-10) gives the basic formula that determines the 1/f  noise brought by a DC 
current.  
We estimate that the 1/f noise in MOS transistor is originates from two effects: charge trapping at 
the SiO2 surface, and local fluctuations of carrier mobility. These two sources are described by the 
McWhorter and Hooge model.  
 
The McWhorter Model 
The first model dealing with 1/f noise proposed in [48] uses the fact that the noise is produced by 
charge variations close to the channel - SiO2 interface. This variation is mainly caused by charge 
trapping in surface states. The 1/f spectrum results from the distribution of charge trapping time 
constant ~1/τ and is similar to Eq.(3-10):  
 2 , 1D f
KIi
f
β
α≈= , (3-22) 
Here K is a process-dependent constant including the parameters such as W, L and COX, surface 
trap density, etc.. 
 
The Hooge Model 
 This theory [49], [50], states that the 1/f noise is essentially a bulk phenomenon and is manifested 
by resistance fluctuations occurring in the channel. Contrary to the previous model, the noise is 
caused here by mobility variations, and can be explained by charge transport mechanisms (such as 
phonon scattering). This model is named as Hooge’s model and is characterised by a Hooge’s 
constant αH: 
 
2
2
,
D H
D f
Ii
N f
α= ⋅ , (3-23) 
where N is the numbers of the carriers in the device. The αH value varies for every material and is 
usually around 2×10-3.  
Some recent work showed that both mechanisms (described by Hooge and McWhorter models) 
are correlated at higher frequencies [43]. 
   For hand-made calculations, we can use any simplified model, as shown on the example of a 1st 
Level model: 
  2 ,
AF
F D
D f EF
OX
K Ii
f C W L
= ⋅ , (3-24) 
where the constant (AF, EF, KF and COX) are process-dependent parameters and W, L are the 
transistor channel dimensions. By exploring equation (3-24), an important dependence between the 
channel surface (W·L) and the noise 1/f can be observed. Consequently, a correct device sizing and 
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an optimal choice of the operating point (ID) can be used in order to optimize the noise. It is also 
common to consider PMOS transistor as less noisy than the NMOS transistors. This will be taken 
into account in our future design. 
3.5 Low Noise Design 
Noise signals are omnipresent and therefore generated in all phases of signal amplification. We 
will explore here several approaches which may significantly affect the noise. We have already 
shown two fundamental parameters of which the choices yield reduction of the noise: effective 
noise signal bandwidth Δf and the impedance level. 
    In the following, we shall discus the noise properties of two common amplifiers’ topologies:  
closed loop and chopper amplifiers. We shall conclude this chapter with an approach employing a 
Superconducting QUantum Interference Device SQUID as the ultra low noise magnetic detector. 
3.5.1 Feedback in Electrical Circuits 
Feedback amplification is a circuit design approach that allows to improving some parameters, 
such as the gain accuracy or THD (total harmonic distortion) [40]. The feedback is realised with a 
circuit having the transfer commonly fixed by accurate external resistors.  
To examine the noise in feedback network (amplifier), we will further assume the dominant noise 
of the amplifier is generated by its input stage. Therefore, it can be replaced by an equivalent input 
noise voltage source, as shown in Fig. 3.7 a) and b). Fig. 3.7 a) shows a feedback-free (open-loop) 
amplifier. Here, it is evident that the equivalent input noise voltage is directly the voltage vnoise 
(3-18). 
A(ω)inv
β(ω)
+ +
noisev
outvA(ω)inv +
noisev
outv
(+)
(-)
 
FIG. 3.7: a) Feedback-free and b) feedback configuration of amplifiers with noise 
source modelling the noise of input amplifier stage 
Fig. 3.7 b) shows an amplifier using a feedback, represented by transfer β(ω). We assume the 
feedback network as noise-free. Using block algebra [51], the resulting voltage transfer (gain G) of 
Fig. 3.7 b) can be written as (see section 4.4.1): 
 
1
1 β β
out
in
v AG
v A
= = ≅+ . (3-25) 
The simplification has been provided when A tends to infinity. Here, the term 1/β means that the 
resulting transfer is determined only by the feedback coefficient β. Naturally, this transfer function 
can also be applied to the noise signal. We can therefore refer the total output noise (vn,out = G·vn,in) 
to the amplifier input: 
 ,,
/
1/
n out n
n in n
v vv v
G
β
β= = = . (3-26) 
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This gives the expected results, showing no influence of feedback on the value of input referred 
noise voltage vn,in.  
Generally, such amplifier is realised by using an operational amplifier. Here, the feedback network 
is made of discrete resistors. However, these resistors can contribute to the total noise of amplifier 
and deteriorates the noise properties. Therefore, noise properties of the amplifier are not always 
improved by using the feedback technique, and on the contrary, an excess noise produced by the 
structure itself can arise.    
3.5.2 Chopper Amplifier 
  The accurate amplification of very low voltages in lower frequency spectrum (close to DC), is 
affected by excess 1/f noise and the DC offset of amplifier. A suitable technique in order to reduce 
low frequency noise is the use of high frequency signal modulation [40], [52].  
 
           
FIG. 3.8: Chopper (auto zero) amplifier reducing the 1/f noise 
This concept is presented in Fig. 3.8. An amplifier with a high gain is capacitive coupled at the 
input and output. The signal vin is sampled at some clock frequency, usually several hundreds of 
kHz.  This sampling translates the low frequency spectrum into frequencies n·fclock, where the 
amplification is provided. A second switch provides synchronous demodulation. The demodulated 
signal is integrated in a following integrator, where all higher spectral components are removed. 
The advantage is that amplifiers can exhibit poor DC properties and 1/f excess noise but, due to the 
modulation, only flat-band white (thermal) noise interferes with the signal. Naturally, adequate 
switch quality and clock frequency filtering must be provided. 
In some cases, we can use the amplification on higher frequencies directly. The measured sample 
(sensor) can be biased by an AC current and the narrow band amplification can be provided (e.g. 
by lock-in amplifier). For instance, such configuration has been used to measure static 
characteristic of nanoscale Single Electron Transistor Fig. 2.19 being in a range of some 0.1 pA.  
Typical noise of commercial chopper amplifiers is some tens of nV/Hz½ in a frequency range as 
low as 100 µHz. (e.g. Analog Devices AD 8551). 
 
3.5.3 Superconducting Quantum Interference Device 
The superconducting quantum interference device is today the most sensitive magnetic sensor. Its 
performances approach the quantum limit with sensitivity reaching the nT range. The SQUID is 
made of one or two superconducting Josephson junctions, interconnected by a small 
superconducting coil. The coupling with an external circuit is done via inductive coupling, 
converting the measured signal into magnetic flux.  
Superconducting Quantum Interference device is commonly used, for instance as an ultra low 
noise readout device for the bolometric detectors, as shown in section 4.2.3. 
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Josephson Junction 
The Josephson junction is made of two superconductors, separated by a very thin insulator or 
metallic barrier (weak link), as shown in Fig. 3.9. In a bulk superconductor, the electrons can be 
present as single carriers or can be condensed in so-called Cooper Pairs. The Cooper Pairs are 
represented by a wave function similar to a free particle wave function. They are correlated and the 
wave function is constant even over macroscopic distances.  
 
1 2( )φ ϕ ϕ= −
 
FIG. 3.9: Josephson junction composed of two superconducting electrodes and weak 
insulator link 
The junction behaviour is characterized by the Josephson effect stating, that two superconductors 
separated by a thin transparent barrier keep the coherence of the phase between both wave 
functions Ψ1 and Ψ2. This mechanism is based on the interaction through tunnelling across barrier.  
The behaviour of the Josephson junction is described by the Josephson Equations: 
 ( )
2
φhV t
e t
∂= ∂  (3-27) 
 ( ) sin( ( ))CI t I tφ=  (3-28) 
In these equations, V(t) is the voltage across the junction, I(t) the current passing trough the 
junction and IC the critical current. The term h/2e is also called magnetic flux quantum Φ0, equal to 
2.0678×10-15 T·m2.  
The Josephson junction is characterized by DC and AC Josephson effects: 
? DC Josephson effect: in the superconducting state, the current through the 
junction is caused by tunnelling of the copper pairs. The voltage V(t) across the barrier 
remains zero and the phase difference between the wave functions in both 
superconductors is given by Eq.(3-27). 
? AC Josephson effect: if the current exceeds the critical current IC, a voltage V 
appears across the junction and the phase increases linearly with time, following 
Eq.(3-28). The phase oscillations induce the RF Josephson current of frequency 
f = 2eV/h, corresponding to 483 597.9 GHz/V. The junction becomes an oscillator, 
controlled by the applied voltage ≈ 483.5 MHz/µV. 
The I-V characteristic of a typical S-I-S (Superconductor-Insulator-Superconductor) Josephson 
junction is shown in Fig. 3.10, corresponding to measured (averaged) envelopes.  
In this figure, we can observe the previously mentioned zero voltage in superconducting state. 
Above the critical current, the resistance reaches a very high value, voltage limited by the 
superconducting gap around a few mV. In this region, we can observe the AC Josephson current, 
with the frequency dependence (3-28). Above the superconducting gap, the junction behaves like a 
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normal metal resistance characterized by Rn (i.e. normal electron tunnelling occurs). The AC 
Josephson current is commonly demonstrated by so-called Shapiro’s steps, when the Josephson 
current is “frequency modulated” by exteriors the RF radiation. The resulting average DC envelope 
(second order Bessel function) exhibits voltage steps separated by V(µV)=f(RF)/483,5 MHz. This 
property of Josephson junction is e.g. used for today most accurate volt etalons.   
 
FIG. 3.10: Hysteretic (under-damped) and non-hysteretic (over-damped) Josephson 
junctions I-V characteristics 
The SIS junction has an inconvenient hysteretic I-V characteristic. One commonly used way 
eliminating this hysteresis is the use of an external shunt resistor or a resistive (metallic) 
barrier.  
DC SQUID  
The basic configuration of a SQUID built from two Josephson junctions is shown in Fig. 3.11. The 
Josephson junctions are interconnected by two superconducting coils with diameters of some tens 
of µm, typically. 
i
L
Φ=
Ib
Ic+iIc-i U(Q)
Josepshon 
junctions
Shunt 
resistance
Ψ1
Ψ2
B
Measured 
object
a) b) 
FIG 3.11: a) DC SQUID realized with two Josephson junction, b) schematic design 
with an external coupling inductance 
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When investigating the electrical behaviour of the DC SQUID in presence of a magnetic field, we 
can find a small inducted current i circulating in the loop (Fig. 3.11 b):  
 a L iΦ = , (3-29) 
where L is the inductance of the coil and Φa = B·S (S is the surface of the loop). We assume 
Φa << Φ0. In the superconducting loop, the induced current reminds coastally circulating and results 
in an increase of the phase difference (φ1 - φ2) across the junctions:   
 
0
( ) 2φ π aB ΦΔ = Φ . (3-30) 
The induced current changes the critical current value IC of both junctions to a “new” value Ic ± i. 
By applying an external bias, (see Fig. 3.11. b), the new “critical current” depending on the applied 
magnetic flux would results in a transition of one of the junction (into a normal state), even for a 
bias current below 2IC. Since the critical current without applied magnetic field is 2IC, in the 
presence of magnetic field the current decreases to: 
 '
0
2 cos aC CI I π⎛ ⎞Φ= ⎜ ⎟Φ⎝ ⎠ , (3-31) 
and the SQUID behaves as single Josephson junction with critical current modulated by the 
external magnetic field Φa, periodic with Φ0. The voltage across the SQUID biased with a DC 
current (above 2IC) in presence of magnetic field is plotted in Fig. 3.12. This modulated voltage is 
the output voltage and can be amplified by further low noise (cryogenic) electronic. 
 
FIG. 3.12: Characteristic of DC SQUID a) Junction I-V for two magnetic field (Φa and 
n·0.5Φ0) and b) Vout/ Φa DC characteristic for various bias currents [54] 
  In order to avoid the periodic response of the SQUID, magnetometric configuration (Fig. 4.3, 
[61]) can be used to limit the external flux to one hall of period: Φa < 0.5·Φ0. In this configuration, 
linearization is provided by an artificial magnetic feedback (see section 4.2.3). 
As we have already noted, the SQUID device presents today the most sensitive detector (magnetic 
amplifier), with noise in the range of fW/Hz½, typically. Its application can be in the readout 
electronics of Transition Edge Sensors (Fig. 4.3), magnetic microscopy, or in recent 
superconducting digital electronic for quasi-THz clock frequency, based on Rapid Single Quantum 
Flux Logic RSFQ [55]. 
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In the second part, we describe the basic objectives aimed by development of readout electronics 
(amplification). Consequently, we introduce the general concepts of readout electronics used in 
industrials and scientific applications, in order to compare with our final architecture. This final 
architecture is based on a differential amplification, whose basic features and realisations are deeply 
examined, in order to define an unusual – feedback free- architecture. This architecture is considered 
as an optimal solution, opening a new and interesting possibility in the design of high performances 
electrical circuits. 
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4.1 Electrical Specification of Sensors 
 The main purpose of the electronics we intend to design is to provide amplification and additional 
frequency filtering for signals generated by resistive bolometric detectors. We thus intend this study to 
contribute to properly characterize the bolometers, with respect to their basic performance, such as 
power sensitivity, frequency response or thermal crosstalk. The results would hereby allow the 
optimization of the detector fabrication process, and, in final, it would also pave the way to a compact 
THz imager.  
In this chapter, we are going to specify the basic constraints relative to amplification and discuss the 
choice of an amplifier architecture. The next important issue, frequency filtering, will be discussed in 
part IV of the thesis. 
   By definition, the resistive sensor (bolometric detector) is characterized by its steady state 
resistance R0, which thermal variation is due to the input signal power variation. The output electric 
signal originates from external bias and is processed by readout electronics (e.g. amplifiers). 
TAB 4.1: ESTIMATED PARAMETERS FOR THE  DEVELOPPED YBCO BOLOMETRIC SENSORS 
PARAMETER SUPERCONDUCTOR  SEMICONDUCTOR 
Temperature operating range  ~ 80 K ~ 290 K 
Resistance [Ω] Hundreds of Ω Several  kΩ 
Temperature coefficient TCR  50-150, positive 0.5-10, negative 
Dominant pole  Units of MHz (GHz for HEB) Several Hz 
Inner noise  Low Increased 
The readout electronics will provide the amplification of signals issued from the bolometric detectors 
which operate at low (80 K) or room temperature. The design of low temperature detectors is based on 
high Tc superconducting YBCO micro and nano-bolometers, developed in the PhD thesis of M. 
Aurino. The room temperature detector has been developed using semiconducting YBCO micro 
4 ARCHITECTURE OF READOUT ELECTRONICS 4.1 ELECTRICAL SPECIFICATION OF SENSORS ..............................46 
4.2 BASIC CONCEPTS OF READOUT ELECTRONICS .......................47 
4.2.1 CURRENT AND VOLTAGE BIAS.............................................47 
4.2.2 THE DIFFERENTIAL READOUT TECHNIQUE..........................49 
4.2.3 SPECIAL READOUT TECHNIQUES..........................................50 
4.3 CHOICE OF READOUT CONFIGURATION ..................................51 
4.4 DIFFERENTIAL VOLTAGE AMPLIFIERS ....................................52 
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4.5 APPLICATIONS OF OPERATIONAL AMPLIFIERS.......................57 
4.5.1 NON-INVERTING AMPLIFIER ................................................57 
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4.5.3 CRYOGENIC ASPECTS...........................................................59 
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bolometers in the frame of the thesis of M. Longhin. Both PhD theses are developed in the frame of 
European project NanOtime (see for more information in [56]). The optimal choice of amplification 
setup is, naturally, determined by the basic parameters of these sensors, which estimated parameters 
are summarized in Tab. 4.1. 
In our project, the bolometers (superconductor and semiconductor) will be integrated in a four pixel 
matrix configuration. In the case of hot electron nanobolometer (see chapter 1), only single detector 
patterns will be used.  
  In the following sections, we are going to describe the basic aspects of signal amplification, 
focusing the optimal noise and frequency response. We shall introduce some techniques used in 
scientific and industrial applications, as well as a configuration previous used in [57] and [58], aiming 
the characterisation of a similar configuration of 4-pixel bolometric array. 
This study is important for the choice of an optimal amplifier configuration, presented in the end of 
the chapter. This choice is particularly sensitive, as quite different (and almost contradictory) detector 
parameters are to be considered (see Table 4.1). Concerning the operating frequency, our amplifiers 
will be designed for the lower frequency range (units of MHz) only. The design of high frequency 
(RF) amplifiers has been previously developed in [58]. 
4.2 Basic Concepts of Readout Electronics    
4.2.1 Current and Voltage Bias 
In general, the readout electronics concept makes use of a DC biasing current IB or voltage VB. The 
constant current IB provides biasing of the detector (Device Under Test – DUT) and produces a 
terminal voltage which is amplified by an voltage amplifier. This configuration is depicted in 
Fig. 4.1 a) where the amplifier is AC-coupled. In the same way, the biasing can be made by constant 
bias voltage VB where the current is the output parameter to be amplified (Fig. 4.1 b). Clearly, in both 
cases the output voltage VOUT is a function of the steady state resistance variation ΔR.    
( )out bV G I RΔ = ⋅ Δ bout GVV RRΔ = ⋅Δ
out
G
in
VR
I
=out
in
VG
V
=
 
FIG. 4.1: a) Current bias with voltage amplifier (AC coupled) and b) voltage biased 
sensor with current amplifier (RG is the current gain - transresistance) 
We can discuss the basic properties which are required for biasing according to the main criteria: 
? Bias feasibility 
? Noise and responsivity 
? Electro-thermal feedback 
? Frequency response 
i) Bias Feasibility: This criterion is related to the value of resistance R0 which has to respect some 
voltage (or current) drop across the detector. For detectors with relatively low resistance, the 
te
l-0
04
17
83
8,
 v
er
sio
n 
1 
- 1
7 
Se
p 
20
09
ARCHITECTURE OF READOUT ELECTRONICS 
 
                                                                                             II Architecture of readout electronics 48
voltage biasing can become difficult because of excessive current. This current can damage such 
sensors which possess a sharp I-V characteristic (e.g. a superconductor sensor). Unlikely, 
detectors with high resistance have to be biased with a very small bias current; therefore, voltage 
biasing is to be preferred.  
ii) Noise and responsivity: Considering the steady state resistance R0 of the sensor, the related 
Johnson noise voltage (or current) is proportional to R0 and 1/R0, respectively (see Eqs.(3-10) 
and (3-11)). The responsivity of a thermal detector can be expressed by its relative temperature 
coefficient of resistance (TCR) α = (1/R)·(dR/dT) (Eq.(1-5)). Taking these quantities, we can 
define the detectivity D as a simple relationship of the noise and detected signal for a uniform 
radiation power as:       
   
( )( 1 ) 0 0
00 Voltage biasCurrent bias
1 44
out T K b b
out
Signal I R V RD
Noise R kT fkT f R
α α
Δ =Δ ⋅= = = ⋅+ ΔΔ ⋅  (4-1) 
From these equations, we can perceive that for a current biased detector, the output detected 
voltage grows faster with the resistance than the noise (we consider an ideal noise-free 
amplifier). On the contrary, the output detected current increases faster than the noise current 
with decreasing resistance.  
Eqs.(4-1) show the way to choose between current and voltage bias methods, with respect to the 
noise level. However, the rule, implicated from Eqs.(4-1), can be in cases of extreme resistance 
values (nearly zero or very high values), in direct contradiction to the statements mentioned in 
paragraph i). 
iii) Electrothermal Feedback (ETF): The ETF is the effect arising from the dependence of 
dissipated bias power on the thermal sensitivity function dR/dT (Chapter 1). As an example, we 
can consider first the current biased semiconductor sensor characterized by negative thermal 
coefficient α. The dissipated bias power is defined by 20 BR I⋅  and 2 0/BV R  for current and voltage 
biasing, respectively. In our example (semiconductor sensor), the bias current heating causes the 
decrease of resistance R0(T). Consecutively, the change of dissipated bias power can be written 
as:               
 2' 'b
dP dRP T I T
dT dT
Δ = ⋅ = ⋅ ⋅ . (4-2) 
    From Eq.(4-2), the joule heating resulting from the bias power induces the decrease of 
dissipated power itself and results in a thermal equilibrium. This effect is coined as the negative 
electrothermal feedback. It can occur as well for a metallic (or superconducting) detector 
characterized by positive thermal coefficient α and biased at constant voltage VB.   
    The ETF effect can be utilized with advantage to stabilize the operating conditions of detectors, 
for instance the operating point of a TES (Transition Edge Sensor). In this case, such operating 
point has to be maintained inside the superconducting transition region. Moreover, this negative 
ETF can considerably reduce the detector time constant τx, even below its fundamental value 
defined as τ = C/G  [59] (C is the heat capacity and G the thermal conductance). 
    In contrast, the positive ETF can damage the sensor if the dissipated power increase (resulting 
from the bias) is larger than the heat outflow. For instance, the current biased sensor with 
negative value α will exhibit a temperature increase causing the additional power dissipation, 
until the point of device failure.  
iv)  Frequency Response: In general, the electrical model of a detector contains parasitic 
capacitances. The total parasitic capacitance along with the resistance R0 defines the 
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fundamental electrical time constant τ = R0C0, limiting the signal bandwidth. It is obvious that a 
relatively small R0 allows, with respect to frequency response, using both current and voltage 
biasing. Hence, for detectors with high values of R0, the voltage biasing can be advantageous as 
the capacitance is eliminated by the low resistance bias voltage source VB. In that case, the time 
constant reaches a smaller value. 
These four factors demonstrating the choice of the bias technique may be of decisive issue to reach 
the optimal detector parameters and operating conditions.  
4.2.2 The Differential Readout Technique  
For some applications, the use of an AC coupled voltage amplifier (Fig. 4.1 a) may, to some extent, 
be problematic. Especially in cases when the low frequency (static) signals are to be investigated, like 
in applications of thermal imaging. Alternatively, direct DC coupling can be employed, if the DC 
voltage drop is not large enough to provoke the amplifier saturation.  
   One possible solution is to provide auto-calibration by the “differential sensing”, as recently used in 
industrial thermal imaging sensors [60]. The principle of differential sensing is based on the 
comparison of a DC signal originating from an irradiated (active) bolometer with a signal of an 
electrically identical blind (reference) bolometer, placed in the vicinity of the active one (Fig. 4.2). 
This setup would allow to cancel the system temperature variations as well as the instabilities of bias 
sources.  
The configuration can basically operate in two modes: static or charging/discharging integrator. They 
both use the noise filtering provided by an analog integrator. The charging/discharging mode is similar 
to the analog-digital converter with double integration, where the integrator is in the first period 
charged by the active bolometer and subsequently discharged by the blind bolometer (within identical 
time intervals). The residual integrated voltage is proportional only to the temperature difference 
between the blind and active (irradiated) bolometer. In the static mode, both bolometers are biased by 
signals with opposite polarities and the output voltage is directly proportional to ( )1/ P a bT i i dt−∫ .   
C
Vb
Va
SW
SW
S H MUX
Active bolometer
Blind 
bolometer
-
+
Reset
S/H
 
FIG. 4.2: Differential configuration of bolometric sensor [60] 
However, this configuration requires one integrator for each pixel and therefore a hybrid integration 
of (e.g.) CMOS circuits and bolometers on the chip.  
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4.2.3 Special Readout Techniques  
 The bolometric detectors can be utilized in a broad domain of scientific applications (see chapter 1). 
In our study, we introduce two cases of such applications: i) large-frequency bandwidth (hot electron) 
bolometric sensors for THz heterodyne detection and ii) very-low temperature Transition Edge Sensor 
(TES) for ultra low noise applications. 
 High Frequency Readout Electronics   
 Typically, this readout is connected to a high sensitivity THZ frequency mixer, realised by a 
superconducting hot electron bolometer. The local oscillator (LO) and input power are mixed on its 
resistive body. The concept of readout electronics is in most cases based on current biasing. The 
difficulty of such setup resides in the intermediate frequency signal connection and amplification. As 
the frequency range can be in order of tens of GHz, a wideband impedance matching and connectivity 
provided by microstrip or CPW lines must be employed. 
Ultra-Low Temperature TES 
 The Transition Edge Sensor may operate in the temperature range as low as dozens of mK’s. At such 
temperature, the intrinsic noise of sensors approaches the ultimate noise limits. To maintain the decent 
properties of the detector, specific measures to protect the sensor against the environmental noise have 
to be considered.  
v⋅?
Vb
Io
∫G
Magnetic 
feedback
Vout
~30 mK 2 K 77 K 290 K
SQUID DC
TES
 
FIG. 4.3: SQUID based ultra low noise readout of a Transition Edge Sensor 
 One way to realize the ultra-low noise readout is to employ a Superconducting QUantum Interference 
Device (DC SQUID, see section 3.5.3). The DC SQUID is generally used in so called 
“magnetometric” configuration (Fig. 4.3) linearizing its periodic response (Fig. 3.12). The SQUID is 
biased by a constant current and exhibits periodical variations of its terminal voltage as a function of 
applied magnetic flux [61], see Fig. 3.12. This voltage is amplified by a cryogenic amplifier (at an 
intermediate temperature) and subsequently integrated. The mentioned linearization is provided by 
magnetic feedback maintaining the magnetic field in the SQUID loop at zero. 
Nowadays, in the field of THz and infrared imaging, it is the common trend to implement multi-pixel 
i.e. arrays of detectors. Here, the readout electronics can be based on some advanced techniques, such 
as frequency domain multiplexing [62], reducing the number of active devices (e.g. SQUID, 
amplifiers). It is worth mentioning that such a configuration may exhibit a very high sensitivity but is 
limited in the terms of frequency to several tens or hundredths of Hz. 
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4.3 Choice of Readout Configuration  
 As mentioned in the previous sections, the detector setup can be advantageously carried out in the so 
called “multi-pixel configuration”. We distinguish two basic groups of configurations: for example, in 
civil or military fields, IR arrays containing several hundreds of pixels are available [60]. Such types 
of sensors utilize the readout techniques similar to those used in the high density optical array sensors. 
 Secondly, most of scientific applications rely on detectors containing lower pixel numbers. In our 
study, we focus to the four pixel configuration (chapter 4.1). This low number makes possible a 
realization of the electronics setup with discrete components (amplifiers).  
 In the choice of a readout configuration, we are also facing problems with very low output signals. It 
is necessary to use certain techniques allowing the noise reduction. For instance, one of requirements 
is to place the amplifier close to the detector and to make it operate at the detector temperature. 
Another issue is the choice of voltage/current bias configuration (chapter 4.2.1). Naturally, it is 
convenient to use a unique bias source for all pixels in order to provide a good matching between all 
pixels. It is obvious, once the current has been selected, that the bolometer pixels must be connected in 
series, in contrast to the voltage bias, where the sensors must be connected in parallel.  
 Pointing out the configurations given in section 4.1 and parameters in Tab. 4.1, we have in our study 
chosen a technique based on CURRENT BIASING with subsequent voltage amplification. This choice 
allows some practical simplifications of the testing set-up, necessary for device installation in a 
cryogenic environment. In the following sections, we determine an optimal configuration of readout 
electronics as well as the basic requirements on the voltage amplifier. 
 
     
               a)                       b) 
FIG. 4.4: a) Structure of cascaded amplifier used in [57],[58] (RBi is the steady state pixel 
resistance), b) our selected  differential read-out technique.  
Firstly, we present a configuration previously used in the frame of former PhD thesis [57], [58] (Fig. 
4.4 a), elaborated at LGEP/LISIF (today L2E) laboratories. Here, all four pixels are serially connected 
and biased by a single current source IB. Each nodal voltage is then amplified simply by one amplifier. 
Such a configuration can be evaluated in terms of positive and negative factors:  
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? (+) simplicity of architecture  
? (+) necessity of only one bias current  
? (+) use of non-differential amplifiers 
• as it is simpler and generally better for the noise and higher frequency bandwidth 
? (−) differential signal output   
• the additional differential amplifier is needed to provide single ended output  
? (-) dynamic range of the amplifier  
• Due to the superimposition of nodal voltages (VB1 – VB4 in Fig 4.4), the voltage at 
appropriate (higher) node may be higher compared to those closes to the ground. This 
would require different specifications of the amplifiers relative to theirs dynamic ranges. 
 We will then assume the last two drawbacks to be very important, when considering the final choice 
of a readout architecture. In particular, the asymmetrical output requires the use of a complicated 
connectivity between the cryogenic electronic and exteriors differential amplifiers. On this account, an 
architecture employing DIFFERENTIAL VOLTAGE SENSING (Fig. 4.4 b) based on a differential voltage 
amplifier with fixed gain G0 has been selected for our future developments.  
In the next section, we are going to classify the techniques that are being candidates to realize the 
differential amplification. 
 
4.4 Differential Voltage Amplifiers 
 The general purpose of a differential amplifier is to provide a differential gain G0 = VOUT/(V+ – V-), 
where the output voltage is proportional to the voltage between two input ports in+ and in- whereas the 
common voltage (V++V-)/2 has ideally no influence to the output voltage (Fig. 4.5). The vast majority 
of differential amplifiers possess an asymmetrical output, where the amplified signal is measured 
between output node and the ground. In principle, the differential sensing uses differential input cells, 
for instance transformer coils, optocouplers, or integrated differential amplifiers. The latter will indeed 
represent our centre of interest.  
4.4.1 Dynamic Model for an Operational Amplifier  
The definition and properties of an ideal Operational Amplifier (OA) are notoriously described in the 
literature (e.g. [40]). In this chapter we present a model, allowing a simple interpretation of its 
dynamic behaviour. We will focus firstly on basic limitations such as finite voltage gain and limited 
frequency response, important for the definition of the structure, used in a subsequent design.  
The simplified structure of an operational amplifier (OA) is depicted in Fig.4.5. The structure can be 
interpreted as the combination of an Operation Transconductance Amplifier OTA (or transconductor) 
and a simple voltage amplifier of gain G2. The input OTA provides the voltage/current conversion 
characterized by the transconductance gm = iout/vin,diff. The output current is symmetrical with respect to 
the ground and flows thought a very high load resistance RP. At this node (point A) a major part of 
gain is accomplished. In Fig. 4.5, the resistance RP is in fact formed of parasitic elements only (such as 
the channel length modulation effect occurring in MOS transistors) and is constraining the maximal 
voltage gain G0. The total amplifier gain can be written as: 
 ( )0 2OUTOL m PVA G G g RV V+ −= = = ⋅ ⋅− , (4-3) 
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where G2 is the gain of  the second stage. The symbol G0 refers to the total low frequency (DC) 
voltage gain (sometimes cited as AOL – Open Loop Amplification). The typical gain, achievable by 
such a structure resides in the 80 to 120 dB range.  
 
FIG. 4.5: Simplified structure of an Operational Amplifier modelling the final voltage 
gain and frequency range 
Compensation of Amplifier 
The operational amplifier is frequently used as a linear amplifier with fixed voltage gain. To achieve 
a constant value, the very large open loop value AOL of the amplifier has to be decreased by an external 
feedback, as shown on the previously shown block schematic Fig. 3.9 b). For convenience, we repeat 
here the transfer function of the closed-loop network:  
 
1
OL
CL
OL
AG
Aβ= + ⋅ , (4-4) 
where GCL is the resulting (closed-loop) voltage gain, AOL is the open-loop gain and β is the transfer 
gain of the feedback network. The principle of a closed-loop amplifier is usually written in the limiting 
case AOL → ∞ in Eq.(4-4), as:  
 
1lim
1OL
OL
CL A
OL
AG
Aβ β→∞= =+ ⋅ . (4-5) 
Therefore, the resulting transfer function is determined by means of β only. The value of β is 
generally being fixed by accurate passive elements (resistances, capacitors) allowing very accurate 
setting of the gain. In practice, such an accuracy can be very difficult (or even impossible) to achieve 
in the open loop amplifier; i.e. directly in an active (CMOS, Bipolar) structure. 
  As previously noticed, the parasitic resistance RP (Fig. 4.5) commonly reaches very high values (in 
the order of MΩ). Accordingly, even a small parasitic capacitance creates one dominant pole causing 
the decrease of the open loop frequency gain: 
 ( )
1
( )
1 1
m PP
OL m A m
P M c
g RRA j g Z g
j R C j f f
ω ω
⋅= ⋅ = ⋅ =+ + ⋅ . (4-6) 
It follows that above the frequency of the dominant pole fc1, the operational amplifier exhibits a 
constant decrease of AC characteristic with a slope of -20dB/dec. In actual cases, some additional 
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poles can appear at higher frequencies. These additional poles cause, except for the degradation of the 
open-loop characteristics, an additional phase shift: 
 ( )OL iA f f nϕ π> ≈ ⋅ , (4-7) 
where φAOL( f > fi) is the phase shift beyond the i-th pole. Generally, in any linear feedback system, the 
stability is ensured by the presence of a dominant negative feedback. However, in the case of an 
excessive phase shift, the polarity of negative feedback may become reversed at higher frequencies, 
causing instabilities and oscillations. Hereto, we introduce the stability condition “Nyquist criterion“ 
stating, that the phase shift of the open loop transfer |β·A| must be below 180º in the whole region of 
positive (dB) gain [40], [64]. In mathematical form, this can be re-written as: 
 { }( ) ( ) 1 for arg ( ) ( )s A s s A sβ β π⋅ = ⋅ ≤ . (4-8) 
If the condition (4-8) is not satisfied, the system starts to oscillate. It follows from (4-7) and (4-8), 
that the oscillations can appear uniquely in dynamic systems containing at least three poles. An 
example of AC Bode plot of such a dynamic system is depicted in Fig. 4.6.  
To provide an exact explanation, we define a “gain crossover frequency“ as a value where the open 
loop gain |A·β| reaches unity (0 dB point, Fig. 4.6). For instance, uncompensated AC characteristic 
shown in Fig. 4.6 exhibits the value of the gain crossover frequency well above that point, where the 
phase shift exceeds 180º (phase crossover frequency). In such a case the condition (4-8) is not 
satisfied.  
In order to comply with Eq.(4-8), two methods of compensation are commonly used. Either the 
feedback compensation, where the value of β lowers the |A·β| in order to keep the gain crossover 
frequency below the value where φOL = 180º) or the frequency compensation, aiming to decrease of A 
value directly. 
i) Frequency Compensation: The frequency compensation consists in artificially reducing the 
dominant pole frequency by Δfc1 (see Fig. 4.6) [64]. Such a pole shifting is the only way to maintain 
the system stability for the whole range of 0, 1β ∈ +  (the extreme value β = 1 corresponds to the 
unity gain voltage follower). It is then obvious that the frequency compensation does degrade the open 
loop AC characteristics of the amplifier by decreasing the frequency of the dominant pole fc1.  
Fig. 4.5 demonstrates a classical technique used for frequency compensation, where a small 
capacitance is increased by the so-called Miller effect, in order to provide a more significant shift of 
the dominant pole or to provide a surface-optimal design (low-surface C). In this figure, a second 
amplifier having a negative voltage gain G2 is bypassed by capacitance C. This capacitance C can be 
viewed as an equivalent grounded Capacitor CM, appearing in the high impedance node A.  
The value of CM can be determined from the output voltage vout and capacitor current iC. The output 
voltage can be simply written as VOUT(t)out = –G2·V(A)(t) and results in a current flowing through the 
capacitor C : IC(t)={V(A)(t) – G2·V(A)(t)}·jωC. In this equation, we can notice the value of voltage gain 
G2 affects the final current value. This value G2 appears therefore in the final formula for the 
equivalent capacitor CM: 
 ( )2
( )
1CM
A
iC G C
j vω= = + ⋅⋅ . (4-9) 
Here, for G2 >> 1; resulting Miller Capacitor CM increases so that CM >> C. This equivalent value of 
capacitor can be inserted into (4-6) and allows determining the impact of CM to the amplifier AC 
response.   
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For the majority of commercially available amplifiers, the degree of compensation is selected so that 
the value of the feedback coefficient β can reach up to unity. Such class of amplifiers is referred to as 
unity gain stable amplifiers. Nevertheless, in order to realize the amplifier with voltage gain higher 
than unity, one prefers to use an amplifier compensated up to a certain gain value only (i.e. can obtain 
higher BW for prescribed closed loop gain).   
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FIG. 4.6:  Magnitude and phase characteristic of uncompensated and compensated (here 
unity gain stable) operational amplifiers 
In practice, the capacitor C can be integrated in the amplifier structure directly, or connected 
externally (by option). However, the external compensation is feasible for lower frequency amplifiers 
only. For higher frequency ones, the value of C (or CM) has to be very low and C can be overwhelmed 
by access capacitors (bounding or routing ones). In contrast to this technique, more optimal ways to 
provide the frequency compensation can be found in the literature [65]. 
ii) Feedback Compensation: The purpose of external compensation is to make the feedback 
coefficient β value so small that the gain crossover frequency f|A·β|=1 lies below the phase crossover 
frequency (f(φ(A·β))=180º). This technique is frequently used in uncompensated operational amplifiers. 
Here, the amplifier stability is ensured only for gain values larger than certain “critical” value. The use 
of uncompensated amplifiers allows a lower degree of frequency compensation with subsequent larger 
bandwidth operation. Another type of feedback compensation can be also carried out by an adequate 
frequency transfer of feedback network, as frequently used in the field of automatization [66]. 
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By definition, a “Marginally stable amplifier“ operates if condition (4-8) is exactly maintained. In 
reality, however, such a condition does not ensure the amplifier stability. That’s why the amplifier has 
to be designed with sufficient Gain and phase margins. Typically, if the value of the phase margin is 
above 67º, the time response shows no amplitude ringing.  
In the following paragraphs we are going to define some important terms allowing the evaluation of 
the properties of amplifiers operating in closed loop. 
Slew Rate  
In order to provide a comparison between various operational amplifiers, one typically specifies the 
Gain×BandWidth product GBW. The GBW is defined as the product of the open-loop low-frequency 
(DC) gain G0 (4-3) times the frequency of the dominant pole fc1. This GBW value is constant for 
compensated amplifiers. As shown in Fig. 4.6, for a VFA (voltage feedback amplifier), the -3dB cut-
off frequency f-3dB and GBW of the closed-loop amplifier are in mutual relationship via a required 
closed-loop gain G as: f-3dB = GBW/G. It is necessary to mention, that in some recent approaches (such 
as the current mode operating circuits as CFA (Fig. 4.7) [67]), the GBW product does not have to 
depend on the closed loop voltage gain G any more. 
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FIG. 4.7: Comparing of the small gain bandwidth of the VFA (Voltage Feedback 
Amplifier) and the CFA (current feedback amplifier). Slew-Rate large signal 
limitation of classical VFA is also shown (see bellow)  
Another important dynamic parameter of an OA is the Slew-Rate SR [V/µs], indicating the maximum 
rising slope of output voltage for a large input voltage step. Unlike the cut-off frequency, the SR is a 
non-linear effect causing a distortion of the output signal. Therefore, in order to evaluate the SR, the 
amplifier output voltage must be considered along with the signal frequency (see Eq. (4-10) below). 
 The reason of SR limitation can be found directly in the simplified schematic of Fig. 4.5. In this 
figure, the Miller capacitor CM is charged by the current provided by the input transconductance 
amplifier. For sufficiently high input voltages, the differential pair delivers its maximal saturation 
current ISAT. The voltage on the capacitor is then simply given by V(t) = (ISAT/CM)·t, which shows that 
the voltage rises linearly with an ultimate slope ISAT/CM [V/s].  
We can demonstrate the amplifier SR limitation by the relationship between the maximal peak 
voltage and frequency for an output sinusoidal voltage. This can be done by comparing the maximal 
signal slope with the value of SR. For a sine wave, the maximal rising slope occurs when the signal 
transition goes through zero. Its maximal value dV/dt can be then determined by:  
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 max
0,1,2,...
max sinpeak
n
dVSR V
dt nT
ω
=
⎛ ⎞⎧ ⎫= =⎨ ⎬ ⎜ ⎟⎩ ⎭ ⎝ ⎠ . (4-10) 
From this result, we can determine the methodology allowing the proper amplifier design with 
respect to the value of SR. For instance, for a given (required) output peak voltage (Vpeak) the limiting 
frequency of the amplifier can be calculated from the SR as: 
 max 2/SAT
peak M
ISRf G
V C
⎛ ⎞= = ⎜ ⎟⎝ ⎠
. (4-11) 
For Vpeak equal to the amplifier saturation (output) voltage, this frequency is referred to as the 
maximum power frequency. Above this frequency, the signal is distorted and exhibits a decrease of its 
peak amplitude. As an example of this relationship, Eq. (4-11) was plotted together with the small-
signal frequency response in Fig. 4.7.  
4.4.2 Conclusion of Feedback and Frequency Compensation  
   The previous section pointed out some advantages of closed loop amplification, such as the 
accuracy of the voltage gain. In contrast, several important parameters can be degraded by using the 
feedback concept, as the maximum amplifier bandwidth or the SR that is limited by the frequency 
compensation.  
We are now going to show that the use of feedback requires the integration of a high driving 
capability output buffer and that high input impedance differential amplifiers require usually 3 OA. 
These two factors result in the considerable increase of total power consumption and the complexity of 
the amplifier.                                                                                                                                                                     
4.5 Applications of Operational Amplifiers  
There are typically three basic configurations for an Operational Amplifier: inverting, non-inverting 
or differential. Generally, the global AC performances are determined by the dynamic properties of the 
active elements discussed in the previous section. We will now examine how various elements 
(resistor and OA) contribute to the overall noise. A simple rule allowing evaluation of OA based 
applications with respect to noise will be introduced as well. 
4.5.1 Non-Inverting Amplifier 
In Fig. 4.8 we present the Operational Amplifier (OA) in the classical non-inverting configuration, 
where the gain is fixed by feedback resistors R1 and R2. At low frequencies, the gain vout/vin can be 
written as: 
 
( )
1 2 2
0
11 2
1
( ) 1
OL
out
in A
OL
v R R RG j
v RR RR
A j
ω
ω
⇒∞
+= = ≅ +⎛ ⎞++ ⎜ ⎟⎝ ⎠
, (4-12) 
where AOL(jω) is the open-loop DC gain of the amplifier (4-6). For a bipolar OA, the optional resistor 
R3 can be employed in order to compensate the input offset current.  
In section 3.4.4, we have introduced a basic concept, allowing to characterize the amplifiers by their 
equivalent input noise voltage vn,in. Fig. 4.8 shows such a concept applied to the operational amplifier. 
The amplifier noise is represented by equivalent input voltage noise (vn) and noise currents (in+ and in-). 
The thermal noise voltage generated by the feedback resistors are represented by relevant sources vn,1 -
 vn,3. The contribution of each noise source to the total output noise can be calculated as simple transfer 
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ratios En,out/vn,x of uncorrelated noise sources. The value obtained from circuit Fig. 4.8 (left) are 
collected in table Fig. 4.8 (right), where vn,1-3 are Johnson noise voltages (see Eq.(3-8)).  
Noise 
source 
Output voltage 
2
,outvE  (nV/√Hz) 
,1nv  ( )22,1 2 1nv R R  
,2nv  
2
,2nv  
,3nv  ( )22,3 2 11nv R R+  
nv  ( )22 2 11nv R R+  
ni −  
2
2
2 Rin−  
 n
i +  ( ) 23 2 11ni R R R+⎡ ⎤⋅ +⎣ ⎦
FIG. 4.8: Generalized noise circuit of an operational amplifier network 
The output noise voltages can be referenced to the input (vin) by using the principle defined  
in Eq.(3-20): 
 
2 2 2 2 2 2
, , 1 , 2 , 3 , , ,
, 2
0 2
1
1
v out v n v n v n v n v in v in
v in
E E E E E E E
E
G R
R
− ++ + + + += = ⎛ ⎞+⎜ ⎟⎝ ⎠
. (4-13) 
Hence, by using the values computed in Fig. 4.8 we can express the input referenced noise voltage: 
 ( ) ( )22 2 2, 1 2 3 3 1 2
noise generated by operational amplifiernoise caused by feedback resistors
4n in B n n nv k T R R R v i R i R R+ −⎡ ⎤= + + + +⎣ ⎦ ??????????????????? . (4-14) 
 In is interesting to associate the values of input noise vn,in and voltage gain G0 with the values of 
feedback resistors R1 and R2. This can be done by comparing Eq. (4-14) with the voltage gain 
Eq.(4-12): we can notice the gain is depending on the R2/R1 ratio, whereas the total input noise 
generated by feedback network depends on the resistor absolute values.  
This remark induces a simple rule, allowing the reduction of the noise: the use of very low impedance 
level of feedback network. Obviously, this rule is limited with the required power consumption of the 
amplifier and its output driving capability. 
4.5.2 Differential Amplifiers 
The basic structure of differential amplifier is presented in Fig. 4.9 a). Here, the value of the gain is 
given as G0 = R2/R1. The analysis of noise can lead to a similar conclusion, compared to previous 
analysis of non-inverting amplifier, where the total input noise can be reduced by a choosing low 
feedback impedance values (see the noise formula shown in the inset of Fig. 4.9 a).  
 The main drawback for such an amplifier is the finite (low) value of the input resistance imposed by 
the feedback network and equal to 2·R1. This low value can cause problems with high impedance 
sources, as semiconductor bolometric detectors. It can result in the undesired shift of the gain and 
subsequent damping of the sensor. The design of a differential amplifier with high input impedance 
can be done by using two methods: 1) two followers connected to low impedance inputs or, 2) by use 
of instrumentation amplifier [40]. The instrumentation amplifier can be realized by using at least two 
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or three OA’s, as shown in Fig. 4.9 b). The use of instrumentation amplifiers is advantageous because 
of the simple setting of the voltage gain by a single feedback resistor Rg1. 
2
, 2
1
8 1n in
Rv kTR f
R
⎛ ⎞= + ⋅Δ⎜ ⎟⎝ ⎠
 
a) b) 
FIG. 4.9: a) single OA differential amplifier, b) Three OA instrumentation amplifier 
providing a high input impedance (DUT – device under test)  
In fact, the input section of the instrumental amplifier (Fig. 4.9 b) contains two non-inverting 
amplifiers with identical voltage gain. Both amplifiers share the feedback resistor Rg1 and are followed 
by the single OA differential amplifier from Fig. 4.9 a). For unity gain (i.e. R1 = R2), the voltage gain 
can be defined as: 
 20
1
1 2 g
g
R
G
R
= + ⋅ . (4-15) 
In practice, the instrumentation amplifiers are realized as discrete circuits, containing integrated 
resistors on a chip. The resistor integration would allow their very good matching and accurate gain 
value (frequently adjusted by laser during the fabrication). In many cases, the resistor Rg1 is also 
optional, to be connected via external pins.  
As shown in previous paragraphs, the values of feedback resistors influence the amplifier noise. As 
an example, we mention an ultra low noise (1 nV/√Hz) instrumentation amplifier INA103, which has 
the Rg1 resistance of only 60.3 Ω (G0 = 100 or 40 dB). Naturally, such an impedance level causes 
increased power consumption. Moreover, according to vendor datasheets, the instrumentation 
amplifier exhibits very low signal bandwidths, which limit its application to only a low frequency 
domain (see Tab.7.4).   
4.5.3 Cryogenic Aspects  
Operational amplifiers are available in a very large variety. The vendor specification includes usually 
the static and dynamic parameters of the amplifiers. Naturally, the industrial applications usually do 
not require cryogenic operation. Nevertheless, some experiments have shown the ability of several 
operational amplifiers, to be operating in a cryogenic environment (see  [68], for instance). 
Generally the restraints originate from the uncontrolled temperature swing of the operating point of 
the amplifier.  This can be, in some cases overcome by increasing the power supply voltage, as shown 
in [68], or, by external compensation (i.e. external input bias voltage).  
 However, once the correct DC operating point is reached, all typical properties of operational 
amplifiers remain valid. In some cases, we can observe spurious oscillations (e.g. for CMOS 
operational amplifiers, even if they have been originally designed as unity gain stable. This is due to 
the transconductance increase in the internal CMOS structure. 
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4.6 Specification of Amplifiers to be Designed  
In the previous sections we have introduced basic methods and properties of circuits which are 
potential candidates as the readout electronics for bolometric detectors or detector arrays. In the 
following section, we are going to propose an optimal amplifier configuration, according to our 
required electrical performance. 
 
4.6.1 Choice of CMOS/Bipolar Process 
As a desirable objective of the project we wish to integrate both high and low resistance 
superconducting and semiconducting bolometers in the identical test setup. However, with respect to 
noise, the range of resistances does not allow the choice between CMOS and bipolar realizations in an 
optimal way. Moreover, the availability of design tools in the concerned laboratories had to be 
respected. 
By considering possible electrical constraints, the selected process for final amplifier realization 
was silicon CMOS AMS 0.35 µm process (see section 2.5). 
The main reason of the choice was the lower input current noise current, as compared to bipolar 
technologies. The excessive noise current which is present e.g. in bipolar technology can degrade the 
noise properties, but also provides (altogether with high input offset current) an additional heating 
which should hamper the detection of weak signals.  
The CMOS allows the realization of very high impedance input stages, operating with relatively low 
supply current. As we wish also to show further, the CMOS opens interesting ways of design 
techniques and circuit optimization. 
4.6.2 Choice of an Amplifier Topology 
As investigated previously, the most important drawbacks for operational amplifiers employing a 
classical feedback technique are: 
? Artificial  decreasing of GBW and SR in amplifiers due to frequency compensation 
? Low input impedance of classical differential amplifier (as from Fig. 4.9 a)  
? Additional noise introduced by the feedback network 
? Increased power consumption  
? Integration of passive components on the chip (see the size of CM in [69], for instance) 
For convenience, we notice the pros for a feedback topology, as high gain accuracy, low THD (Total 
Harmonic Distortion), nearly zero output impedance (at low frequencies), or high versatility of the 
amplifiers. 
After thorough consideration, we selected an unusual configuration: 
A feedback-free architecture 
A feedback-free architecture would utilize an amplifier, which has got the gain fixed in the active 
structure itself. The architecture of such an amplifier is shown in Fig. 4.10. This amplifier structure 
operates with an AC-coupled resistive detector (DUT). The only passive elements subject to degrade 
the noise, are the high value resistors R1 which are setting the DC operating point. 
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Fig 4.10:  Fixed gain differential amplifier with floating signal source modelled by vn,b and Rb 
In this configuration, the input noise voltage of the amplifier is directly the input noise voltage, to 
which the noise caused by resistors R1 is added (see subsection 3.5.1). The noise contribution of R1 can 
be evaluated by means of equivalent input noise vn,in. Since the Rb is considered as noise free for 
simplification, this equivalent input noise voltage vn,in can be expressed as: 
 1,
1 1
28
2
bB
n in
j R Ck Tv
R j C
ω
ω
⎛ ⎞+= ⋅⎜ ⎟⎝ ⎠
. (4-16) 
In this equation, we can notice a positive impact of the high value of R1 to the total input noise. In 
consequence, the total input noise results from this noise Eq.(4-16), the detector noise vn,b and the 
amplifier input noise vn. A high value of R1 is desirable, because, in practice, it determines the input 
impedance of the amplifier. 
R1 R1
vn,R1 vn,R1
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C1
C1
vb
DUT 
(pixel) Rb
n.Rb
.
.
.
m.Rb
VOUT
 
FIG. 4.11: Fixed gain differential amplifier in a configuration with m pixels 
In reality, however, the noise of the bias resistors R1 (Eq.(4-16)) is only approximative. The real 
configuration as show for m pixels in Fig. 4.11 exhibits a slightly different noise, when changing the n 
and m values. However, the noise generated by R1 can remain negligible, as the R1 >> Rb and the 
impedances of are C1 is small as compared to Rb. 
The fact that the relatively high (40 dB) voltage gain is to be set directly in the structure of the 
amplifier is one of the key reasons, why such structures are not established in practice (see an example 
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of a low gain amplifier in [70]). Generally, the absolute accuracy of active elements (transistors) are 
still considered as insufficient to allow a simple and accurate setting of the gain, namely for the high 
values above some 20 dB. Due to this fact, the design of such amplifiers will be of a major challenge 
for our future development.  
4.6.3 Specifications on Electrical Performances 
Considering the requirements for the electrical setup, we wish to define the parameters of the 
developed amplifiers. We require these amplifiers with: 
• 40 dB static gain, 
• Low static gain error 
• Cryogenic and room temperatures operations  
? in the 70 K to 300 K range  
• High differential bandwidth 
? from DC to several MHz 
• Low noise  level  
? in units of nV/√Hz 
• High input impedance  
?  above 100 kΩ|DC 
• Low power consumption  
• Simple architecture containing no passive elements 
4.7 Conclusion 
In this chapter, we have reported the techniques being candidates for the realisation of readout 
electronics of bolometric detectors arrays. The different techniques such as using the simple current or 
voltage biasing, asymmetrical or differential sensing or the superconducting SQUID amplification 
were discussed. Upon these considerations, a current biasing with differential readout CMOS amplifier 
was selected.   
We then inspected the solutions commonly used for the integration of differential amplifiers. These 
amplifiers are realised by using external feedback network. Their limitations (caused by stability, low 
input impedance, increased power consumption etc.) lead us to define in section 4.6 an optimal 
feedback-free architecture of amplifier, having the gain defined only in the CMOS structure.  
From this structure, we expect the performances, when compared, to be superior to classical solutions, 
like using instrumentation amplifiers. However, a main difficulty to be solved in the next following 
chapters is to design such amplifiers, where high gain accuracy of the gain is achieved, and maintained 
in an extreme (cryogenic) temperature range. 
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In the part III, design, optimization and experimental characterisations of fixed gain CMOS 
differential amplifiers will be presented. Two types of amplifiers will be designed, both based on the 
feedback-free architecture. The main challenge of the design is to provide high gain being accurately 
fixed directly in the structure, within a wide temperature range (T = 77 K to 390 K). This is 
provided by using a new low transconductance composite transistor, which is used in the i) geometric 
ratio fixed gain amplifier and ii) in the temperature compensated wide linear differential amplifier. 
The discussion of obtained results and their comparison with the state of the art is presented as the 
conclusion, confirming a good choice of architecture and design techniques. 
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E5.1 Constant Gain Amplifiers, Design Approaches  
A differential amplifier with a constant voltage gain is one of the fundamental blocks in the design of 
electronic circuits. A traditional approach, based on the use of an operational amplifier in a closed-
loop configuration was investigated in the previous chapter. In the construction of such amplifiers, 
frequency compensation is usually needed in order to stabilize the feedback loop. A drawback of the 
closed-loop concept (caused by limited bandwidth [70] and excess noise generated by the feedback 
network) is conjoined with increased complexity of the amplifier, requiring the on-chip integration of 
a low impedance output buffer or passive elements (i.e. resistors and capacitors). This leads us to 
define in chapter 4 architecture of amplifier, where the gain is fixed in a structure operating in open 
loop (see Fig. 4.10).   
   This chapter provides a summary of the techniques that are suitable for the design of fixed gain 
voltage amplifiers. Thereafter, two architectures of high, fixed gain amplifiers using a new low gm 
composite transistor will be introduced.  The first amplifier (type I) derives benefits from the accuracy 
matching of the transistors available in a classical CMOS process. The second amplifier (type II) 
DESIGN OF CMOS FIXED GAIN 
DIFFERENTIAL AMPLIFIERS  
5.1 CONSTANT GAIN AMPLIFIERS, DESIGN APPROACHES................. 64 
5.1.1 TYPES OF FEEDBACK-FREE VOLTAGE AMPLIFIERS................... 65 
5.2 TEMPERATURE MODELLING OF THE MOS TRANSISTOR ............ 65 
5.2.1 THERMAL BEHAVIOUR OF THE MOS TRANSISTOR.................... 65 
5.2.2 EXTRACTION OF THE PARAMETERS ........................................... 67 
5.2.3 LS MODEL PARAMETERS FITTING ............................................. 68 
5.2.4 VERIFICATION OF THE MODEL ................................................... 69 
5.3 STRUCTURES OF CMOS FIXED GAIN AMPLIFIERS ...................... 70 
5.3.1 COMMON SOURCE AMPLIFIER ................................................... 71 
5.3.2 INCREASING OF THE VOLTAGE GAIN ......................................... 72 
5.3.3 ADOPTED SOLUTION: LOW GM ACTIVE LOAD............................ 74 
5.3.4 LOW GM COMPOSITE TRANSISTOR.............................................. 75 
5.3.5 ANALYSIS OF THE LOW GM COMPOSITE TRANSISTOR ................ 76 
5.3.7 COMMON SOURCE AMPLIFIER WITH LOW GM LOAD .................. 78 
5.4 DIFFERENTIAL PAIR AND CASCODE EFFECT................................ 80 
5.4.1 CASCODE AND FOLDED CASCODE ............................................. 80 
5.4.2 MOS INPUT DIFFERENTIAL PAIR ............................................... 82 
5.5 AMPLIFIER WITH LOW GM COMPOSITE TRANSISTOR .................. 85 
5.5.4 SUMMARY OF 1ST AMPLIFIER BASIC PARAMETERS .................... 90 
5.6 LINEAR TEMPERATURE COMPENSATED AMPLIFIER ................... 90 
5.6.1 LOW TRANSCONDUCTANCE LINEAR COMPOSITE LOAD............ 91 
5.6.2 DIFFERENTIAL FOLDED CASCODE WITH LINEAR LOAD............. 92 
5.6.3 BASIC CHARACTERISTICS OF THE LINEAR AMPLIFIER............... 93 
5.6.4 ANALYSIS OF THE TEMPERATURE BEHAVIOUR ......................... 95 
5.6.5 DESIGN OF THE TYPE II AMPLIFIER ........................................... 95 
5.6.6 PERFORMANCES OF THE 2ND (LINEAR) AMPLIFIER: SUMMARY.. 98 
5.7 OUTPUT VOLTAGE BUFFER ........................................................... 98 
5.7.1 COMMON DRAIN VOLTAGE FOLLOWER..................................... 98 
5.7.2 LINEAR LOW OFFSET VOLTAGE BUFFER ................................... 99 
APPENDIX: SIMULATED OPERATING POINTS .................................... 100 
5 
te
l-0
04
17
83
8,
 v
er
sio
n 
1 
- 1
7 
Se
p 
20
09
CHAPTER 5: 
III Design of integrated CMOS differential amplifiers 65
exploits temperature compensation of fundamental physical parameters, in order to provide the voltage 
gain constant within a large temperature range. 
  The key features required by the design have been defined in the 4th chapter. They are being revised 
here: 
? 40 dB differential voltage  gain 
? Low gain error  
? Cryogenic and room temperature operations (in the 77 K to 300 K range) 
? Differential gain bandwidth from DC to several MHz 
? Low noise (~nV/√Hz) 
? High input impedance ( ≈100 kΩ) 
? Low power consumption  
? Simple architecture 
5.1.1 Basic Types of Feedback-Free Voltage Amplifiers 
  The amplifiers with no external feedback loop can be basically designed as: 
• Amplifiers with fixed voltage gain  
• Variable gain amplifiers (VGA) 
Since the first group is designed for an assigned voltage gain, the gain of VGA can be controlled via 
an external control signal (e.g. bias current or voltage). A VGA is usually designed for a large range of 
voltage gains with linear or logarithmic gain controlling. As an example, refs. [71] and [72] exhibit 
gain ranges of about 40 dB, which can be interesting in systems using the AGC (Automatic Gain 
Control). However, such a range generally results in a lower accuracy. It follows that the techniques 
used in the design of VGAs are not suitable for accomplishment of an amplifier with accurate assigned 
gain, especially for extreme (cryogenic) temperatures.  
 
We will consider the fixed gain amplifier as the amplifier having a constant voltage gain, either not or 
only weakly depending on the external bias. 
 
5.2 Temperature Modelling of the MOS Transistor  
In this section we provide an analytical description allowing the wide temperature range modelling of 
a MOS transistor and related circuits. The temperature model is based on variable temperature 
measurements and numerical approximation of the transistor I-V characteristics.  
Complex models based on a quantum mechanical concept and particle interactions can be found in the 
literature (e.g. [76], [81]). Several recent works have revealed an ability of CMOS process AMS 
0.35 µm to operate down to the liquid helium temperature (4.2 K) (see [80] for instance).  However, 
the available (SPICE) models are generally designed for temperatures in the -55 ºC to 390 ºC range. In 
order to design circuits for low temperature (cryogenic) operation (down to 77 K), a simple, and 
empirical model allowing to predict the behaviour of middle size saturated transistors has to be 
developed.  
 
te
l-0
04
17
83
8,
 v
er
sio
n 
1 
- 1
7 
Se
p 
20
09
DESIGN OF CMOS FIXED GAIN DIFFERENTIAL AMPLIFIERS 
 
III Design of integrated CMOS differential amplifiers 66
5.2.1 Thermal Behaviour of the MOS Transistor 
 Fig. 5.1 shows a measured characteristic ID = f (VGS) of a PMOS transistor for a temperature range 
between room and liquid helium T = 4.2 K (provided by author in collaboration with CEA-INAC 
Grenoble). We can observe two effects occurring at lower temperatures: an increase of the threshold 
voltage VTH and an increase of the slope of ID = f (VGS). We can estimate that such a deviation of the 
transistor I-V characteristics can affect the circuit properties such as the DC operating point or voltage 
gain of an amplifier.  
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FIG. 5.1: Measured I-V characteristic for a PMOS 400/8 µm transistor in 4.2K-290K 
temperature range 
The slope of ID = f (VGS) characteristics is depending on the carrier mobility (see Eq. (2-12)).  The 
temperature dependence of carrier mobility can be interpreted as a consequence of atomic vibrations 
(“phonon scattering”) related to the phonon energy. Generally, this dependence can be well fitted by a 
power-law [79]: 
 0
0
( ) ( )
x
TT T
T
μ μ
−⎛ ⎞= ⎜ ⎟⎝ ⎠
, (5-1) 
where T is the temperature of the device and x is a constant related to the process. The value of this 
temperature coefficient x reaches theoretically 1.5, but vary for different processes due to different 
scattering effects. By exploring the temperature dependence of µ(T), an increase of the mobility can be 
observed at lower temperatures. However, at very low temperature, the characteristics exhibit an 
inflection where µ drop down to an extremely low level.  
The shift of VTH is basically caused by processes occurring in the MOS capacitor (see chapter 2). This 
function VTH(T) is modelled approximately by a constant temperature drift of – (1 to 4) mV/ºC and  can 
be described as:  
 ( ) ( )0 0( ) 1TH TH THXV T V T T Tα⎡ ⎤= + ⋅ −⎣ ⎦ , (5-2) 
where αTHX is a relative thermal coefficient: 
 
1 TH
THX
TH
dV
V dT
α = ⋅ . (5-3) 
It can be shown that for x = 2, the variations resulting from the carrier mobility Eq.(5-1) and threshold 
voltage shift Eq.(5-2) can be compensated. This compensation occurs at one particular value of drain 
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current, called the Zero Temperature Coefficient Point. Fig. 5.1 shows the area where the temperature 
variation of drain current is very low. However, in contrast to the low drain current variation, the 
variation of transconductance (slope) remains high. As we will show later on, the transconductance is 
a fundamental parameter that impacts the voltage gain of CMOS amplifiers.  
As shown in the 2nd chapter, the drain current of the MOS transistor operating in the saturation regime 
follows the quadratic law (Eq. (2-16)): 
 ( )2
2
OX
D GS TH
C WI V V
L
μ= − . (5-4) 
From this current, a simplified 1st order model of the MOS transistor thermal behaviour can be 
expressed by virtue of  (5-1) and (5-2): 
 ( ) 20 0
0
( ) 1
2
x
D GS TH THX
KP T WI V V T T T
T L
α
−⎛ ⎞ ⎡ ⎤⎡ ⎤= ⋅ − + −⎜ ⎟ ⎣ ⎦⎣ ⎦⎝ ⎠
. (5-5) 
The values of x and αTHX will be obtained by the measurement of static I-V characteristics for room 
and liquid nitrogen (77K) temperatures by numerical fit using the Least Squares (LS) method  [83].  
 
Secondary effects related to low temperature operation 
The relative high cryogenic temperature (77 K), envisaged for our experiments does not give rise to 
important secondary effects mentioned in the previous section (i.e. carrier mobility drop at very low 
temperature). At low temperatures, we can take advantage of increased transconductance, lower noise 
but also of the weaker influence of parasitic parameters (e.g. lower resistivity of interconnection 
layers). This allows reaching better performance at cryogenic temperatures, such as lower gate delay 
and higher frequency operation, for instance. These features were demonstrated by measurements 
performed on a standard CMOS 4000 logic circuit, where a considerable (up to 2 times) increase of 
the gate delays was observed. On the contrary, the increase of VTH results in a decreased dynamic 
range. The increased VTH requires a higher power supply voltage (and therefore higher power 
consumption) compared to the operations at room temperature. We can refer to [82], where the 
cryogenic tests at 4.2 K have pointed out the presence of others effects – “Kink effect” or “electron 
freeze-out”. At such low temperatures, we can note also the drop of the current gain concerning the 
parasitic bipolar transistors, which is favourable with respect to the latch-up effect (see Fig. 2.2). 
5.2.2 Extraction of the Parameters 
 In order to acquire the thermal model using Eq.(5-5), the basic process parameters ( Kp = μxCOX), VTH, 
αTHX and x ) have to be extracted. The basic parameters at room temperature (VTH(T0) and  μx(T0)) have 
been shown in 2nd chapter (see Tab. 2.2). These parameters will be corrected according measurement 
on fabricated transistors. The values of x and αTHX can be then obtained from the shift of measured 
parameters between room and liquid nitrogen temperatures. 
   During the design of our amplifier, we have disposed of only four MOS transistors provided by 
AMS foundry: P-channel type MOS W/L = 100 μm/10 μm and 15 μm/0.5 µm and N-channel MOS 
transistors W/L = 250 μm/0.5 µm and 5 μm/0.5 µm. In fact, this W/L is not very convenient since only 
one transistor has the gate length above 1 µm. As it has been shown in 2nd chapter, the submicron 
dimension can introduce supplementary terms in the transistor model, as the carrier velocity 
saturation, channel length modulation etc. Moreover, the transistor with L < 1 µm is at the limit of 
technological resolution and displays therefore higher parameters dispersion. It follows that the only 
worthy candidate is the first transistor: 100 µm/10 µm MOS transistor with P-channel type. This 
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transistor can be well approximated by the 1st order quadratic model (5-4). In fact, the availability of a 
P-channel transistor is advantageous. This is due to the lower 1/f noise compared to an N-channel type 
transistor and therefore its intended use in the input differential pair of the amplifier. 
Static I-V Characteristics 
   The measurements and simulation were performed at room (T = 290 K) and liquid Nitrogen 
(T = 77 K) temperatures for all transistors. Fig. 5.2 a) shows a comparison of simulated (SPICE level-
7 model) and measured I-V characteristic of the selected P-MOS transistor W/L= 100 µm/10 µm. 
Fig (a) illustrates a very good matching between the simulation and measurements at room 
temperature. However, this figure also cleary confirms the needs of an accurate model for cryogenic 
(~77 K) temperatures.   
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a) b) 
FIG. 5.2: Comparison of characteristic obtained by measurements and simulations on a 
PMOS transistor W/L=10 / 100 µm  
5.2.3 LS Model Parameters Fitting 
A simple determination of VTH and gain factor KP from the I-V characteristics (Fig.5.2 a) can be 
doubtful as the ID current rising around VTH is “vague” (chapter 2). To provide an accurate value of 
VTH, we can use a standard quadratic Least Squares (LS) fit, minimizing the squared difference 
between the points of measured characteristic and approximation. The general criterion of least 
squares algorithm can be written as:   
 ( ) 2 22 1, 2, , 1 2
0 1,2,..
- , ... , , ... min 0
n
i i i m i m
i m
RR y f x x x a a a
a=
∂⎡ ⎤≡ → ⇒ =⎣ ⎦∑ , (5-6) 
The minimum of R can be found by setting all partial derives of the fitting function to zero. In our 
case, the goal function (5-4) can be rewritten in the following form: yi = b·(xi – a)2. However, this 
function differs from a general 2nd order polynomial one, which analytic fit is known in the matrix 
equation form (e.g. see [84]). The partial derives of the approximating function yi = b·(xi – a)2 can be 
expressed as: 
 
( ){ } ( )22 2 3 2 3 2 2 2 2
1 1
2 4 2 2 4 3 2 2 3
1
3 3 ,
2 (2 4 4 4 ).
n n
i i i i i i i i
i i
n
i i i i i i i i i
i
y b x a nb a y bx aby b x b ax b a x
a
R nba ay x y x y a bx bax ba x ba x
b
= =
=
∂ − ⋅ − = + − − + −∂
∂ = + − − + − + −∂
∑ ∑
∑
 (5-7) 
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where, setting the above expressions to zero leads to a system of two nonlinear equations in the 
parameters a and b which can be solved by Newton's method. The VTH and gain factor KP can be then 
calculated by comparing the coefficients a and b to Eq.(5-4). The coefficients computed are listed in 
following Tab. 5.1. 
The values in Tab. 5.1 confirm our assumption that only the P-MOS 100 µm / 10 µm transistor 
provides an accurate agreement between the simulation and measurements (for room temperature).  
 
TAB 5.1: PARAMETERS OF EQ.(5-4) MODEL OBTAINED BY LM FIT (5-7) BASED ON 
MEASUREMENTS AND SIMULATION (SPICE LEVEL 7) ON PMOS 100 µm/10 µm 
TRANSISTOR. THE SIMULATION AT 77 K GIVES VTH = 1.23 V AND KP = 76,37 µA/V2 
TRANSISTOR TYPE SIMULATION 296K MEASURED AT 296K MEASURED AT 77K 
P-MOS 100 /10 μm    
KP [A/V2] 20.67 × 10-6 21.63 × 10-6 72.43 × 10-6 
VTH[V] -0.9649V -0.9534V -1.40493V 
P-MOS 15 / 0.5 μm - -- - 
KP [A/V2] 16.08 × 10-6 19,03 × 10-6 35.02 × 10-6 
VTH [V] -0.8853V -0.7344V -1.1566V 
N-MOS 250 / 0.5 μm - - - 
KP [A/V2] 102 × 10-6 79.013 × 10-6 214.12 × 10-6 
VTH [V] 0.6855 0.67599 0.9370V 
N-MOS 5 / 0.5 μm - - - 
KP  [A/V2] 51.0 × 10-6 48.23 × 10-6 89.65 × 10-6 
VTH [V] 0.4902 0.5415 0.8164 
 
It is worth noting that the empiric model can provide better simulation results and in our case allows to 
improve the hand calculations even for cryogenic temperatures (compare the measured value of KP at 
T = 290K and values provided by foundry, Tab. 2.1).  
   The values of coefficient x and THXα  can be determined by solving the equations (5-3) and (5-1) for 
both 296 K and 77 K temperatures and are summarized in Table. 5.2 (PMOS W/L=100 µm / 10 µm). 
 
TAB. 5.2: PARAMETERS OF MODELS (5-5) OBTAINED FOR THE PMOS TRANSISTOR 
W/L=100 µM / 10 µM (T0=296 K) 
 x αTHX VTH shift  
PMOS 100 μm/10 μm 0.90 -2.163 mK-1 -2.06 mV/K 
5.2.4 Verification of the Model 
In order to validate the parameters of the model, we have carried out a measurement on a P-MOS 
transistor 400 µm / 8 µm fabricated in a different run (1 year later). The parameters were calculated by 
applying the described method of LM fitting and are listed in Tab. 5.3. The parameters show a good 
agreement with Tab. 5.1 and Tab. 5.2. Comparison of the model applied to a 400 µm/8 µm P-type 
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transistor (using the parameters Tab. 5.1 and Tab. 5.2) and measurement performed on a “more 
recent” transistor is given via the characteristics in Fig. 5.3. 
 
TAB. 5.3: EXTRAPOLATED PARAMETERS OF TRANSISTOR PROVIDED IN 2ND FABRICATION RUN 
TRANSISTOR TYPE MEASURED 296K MEASURED 77K x αTHX 
MOSP 400 μm/8 μm     
KP [A/V2] 21.45 × 10-6 70.16 × 10-6 0.89 - 
VTH [V] -0.9999V -1.4154V - -1.95mV 
In this table, the accuracy of the model presented above is sufficient for both cryogenic and room 
temperatures, concerning the VTH(T) voltage in particular. The errors are caused by the dispersion of 
transistor parameters occurring between two different fabrication runs, as well as by the difference 
between the W/L ratios of the transistors.  
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FIG. 5.3: Verification of model Eq.(5-5) with TAB 5.1 and TAB 5.2 parameters and 
measurements performed on a transistor fabricated in a different run 
In the complex models of transistors, the dispersion of parameters is covered by a set of so called 
“corner parameters”, allowing the worst case analysis with respect to the maximal process errors. The 
previously delivered model allows to estimate the parameters at 77 K upon these accurate models (e.g. 
BSIM-3) at room temperature, but also to provide an analytical description of the amplifier in a wide 
temperature range. 
5.3 Structures of CMOS Fixed Gain Amplifiers 
It has been already shown that the use of classical feedback amplifiers can exhibit limited electrical 
performances. In the following sub-sections, three fundamental types of open loop amplifiers will be 
presented along with their basic features. Consequently, a new component, the low transconductance 
MOS composite transistor will be designed for their use in further design of high, fixed-gain 
amplifiers. 
te
l-0
04
17
83
8,
 v
er
sio
n 
1 
- 1
7 
Se
p 
20
09
CHAPTER 5: 
III Design of integrated CMOS differential amplifiers 71
5.3.1 Common Source Amplifier 
One of the basic configurations that is frequently used in CMOS and intended to provide fixed voltage 
gain is the common source (CS) amplifier. It is shown in Fig. 5.4 [22]. For low gain values, the CS 
amplifier is based on the connection of two MOS transistors, the driving transistor M1 characterized 
by its transconductance gm1 and a load (diode connected) transistor M2 with transconductance gm2. 
The interesting feature of the amplifier is the voltage gain being set by virtue of a high accuracy 
dimension ratio. 
M1
M2
VGS1
Vout
VDD
VSS
vGS1 vGS1·gm1 rDS1 rDS2||(1/gm2) vOUT
1M
?????
2M
?????
IL +
-
ID1
+
-
 
FIG. 5.4: a) Basic configuration of a common source amplifier and b) linearized model  
The voltage gain G0 of the CS network (Fig. 5.4) can be determined in two ways:  
i) As slope of static DC transfer characteristic VOUT  = f (VGS1); 
ii) By small signal analysis using the linear amplifier model Fig. 5.4 b). 
 
i) Static DC Voltage Transfer 
The analysis of the DC transfer characteristics will allow us to obtain the large signal voltage transfer 
VOUT = f (Vin) and evaluate the voltage gain G0(Vin) as a function of the amplifier operating point. This 
characteristic can be deduced from the voltage drop on the diode connected MOS transistor M2, caused 
by the drain current M1. The drain current (ID1) results from the quadratic law (5-4) (after neglecting 
the channel length modulation):  
 ( )211 1
12
N
D GS THN
KP WI V V
L
= − , (5-8) 
where KPN and VTHN are parameters related to a N channel type transistor. Obviously, the drain current 
of both transistor M1 and M2 are equal (ID1 = IL) and VGS2 reaches:  
 ( )2 2 2
2 L P
GS DS THP
M
I KPV V V
W L
⋅= = + , (5-9) 
As ID1 = IL, the output voltage VOUT(VGS1) can be determined by inserting (5-8)  into (5-9): 
 
( )
( ) 1 12 ( )
N M
OUT DD GS THN THP
P M
W LKPV V V V V
KP W L
⎧ ⎫⎪ ⎪= − ⋅ − +⎨ ⎬⎪ ⎪⎩ ⎭
. (5-10) 
This equation shows the DC transfer characteristic (VGS1/VOUT) as a linear function of VGS1 (we suppose 
the both transistors are operating in saturation and the channel length modulation can be neglected). 
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The small signal voltage gain G0 can be obtained as the slope dVOUT/dVGS1 (5-10) and is independent 
on the operating point: 
 1 10
1 2 2/
OUT N
GS P
dV KP W LG
dV KP W L
= = − , (5-11) 
It can be noticed that the numerator and denominator are similar to the small signal transconductance 
2 X DKP W L I⋅  of a current biased MOS transistor Eq. (2-26). On this account Eq.(5-11) can be 
rewritten as a transconductance ratio: 
 m
m
g
G
g
1
0
2
= − , (5-12) 
which represents a fundamental expression of the small signal voltage gain important in further 
design.  
ii) Small Signal Voltage Gain 
The voltage gain in the form Eq.(5-12) can also be obtained from the linearized model (Fig 5.4. b). 
The drain current id1 =  gm1·vGS1 of the driving transistor M1 causes the voltage drop on the load 
transistor equal to id1·rout, (where rout is the impedance of the output node). This impedance includes 
the drain output resistance rds1 // rds2 and gate transconductance gm2 of the load transistor M2: 
rout = (rds1||rds2)||(1/gm2) = gd1 + gd2 + gm2 which results in the small signal  voltage gain G0: 
 ( )110 2 1 2 2
1
1
out mD
out
in in m D D m
v giG r
v v g g g g
= = ⋅ = ⋅ + + , (5-13) 
This equation agrees with (5-12) where the channel length modulation (gd1, gd2) was neglected.  
The amplifier Fig. 5.4 is a good example of how the voltage gain can be fixed by a constant 
transconductance ratio of the driving and load transistors. In CMOS, this transconductance ratio can 
be controlled via the Width over Length (W/L) ratios of M1 and M2 (Eq.(5-11)).  
In contrast to the absolute accuracy of the transistor parameters (KP, VTH, W,L), a very good device 
matching is available with modern CMOS processes. The good matching properties are used in many 
design techniques such as switched capacitor (SC) or switched current (SI) circuits. However, beside 
the (W/L)1 /(W/L)2 ratio of M1 and M2 transistors, the voltage gain G0 given by Eq.(5-11) is a function 
of unmatched parameters KPN/KPP, introducing some uncertainty and temperature drift of the voltage 
gain.  
The voltage gain of CS amplifier Fig. 5.4 is generally not high enough to satisfy the goal of our 
prescribed 40 dB value. Following Eq.(5-12), the 40 dB voltage gain result in a ratio of gm1/gm2 = 100. 
It follows that the dispersion of the transistor dimensions can reach a high value. In other words 
(W/L)1 /(W/L)2 can be as high as 10 000·KPP/KPN (see Eq. (5-11)). Obviously, this is unrealistic and 
the practical voltage gain of Fig. 5.4 CS amplifier is limited to ca. 20 dB. To reach a 40 dB voltage 
gain, other design approaches must be considered.  
5.3.2 Increasing of the Voltage Gain  
i) OTA Fixed Gain Amplifier 
The voltage gain, defined as a transconductance ratio, leads us to the use of Operational 
Transconductance Amplifiers OTA. Fig. 5.5 a) shows an amplifier where the load transconductance 
gm2 is represented by a simple load resistor RL =1/gm2. However, the investigation of temperature 
characteristics gm1(T) and RL(T) can results in a strong temperature dependence of the voltage gain. The 
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temperature dependence of voltage gain can be cancelled when the temperature functions gm1(T) and 
resistivity RL(T) become identical. Fig. 5.5 b) shows a resistive-connected OTA (gm2) as an active load 
where constant G0 results from a naturally good temperature matched gm1(T)/gm2(T) ratio. 
The transconductance gm realized by two CMOS OTAs, is generally related to the bias current as 
gm ≈ √IB. This dependence extends the possibilities to increase the voltage gain by a constant ratio of 
bias currents IB1 and IB2 (besides the geometric scaling of OTA amplifiers). Naturally, a good matching 
of IB1(T)/IB2(T), provided by an accurate current mirror, is assumed. Such a configuration can be a 
decent solution in the design of a 40 dB differential amplifier. However, the amplifier based on 
Fig. 5.5 b) requires the integration of two differential OTAs, which is not optimal with respect to the 
surface saving and power consumption. Moreover, a special care has to be taken of the linearization of 
the second OTA amplifier (e.g. using the techniques shown in [89], [90]). 
1 1
0
2 2
out m B
in m B
v g IG
v g I
= = ∝
 
FIG 5.5: a) Fixed gain amplifier with resistively loaded OTA, b) active load realised by 
two OTA with a good temperature matching  
ii) Cascading of the Low Gain Amplifiers  
Another way to increase the voltage gain is to cascade low gain amplifiers. However, the cascading of 
the non-differential amplifiers such as Fig.5.4 a) common source can be problematic with respect to 
the DC Operating Point (OP). The setting of the operating point would require a complicated DC 
feedback network as we can see on CMOS amplifier developed in [57].  
+
-
DVA
+
-
DVA
1G
?????
2G
?????
+in
-in
Vout
 
FIG 5.6:  Cascading of low gain Differential Voltage Amplifiers  
On the contrary, the DC accuracy of cascaded differential amplifiers Fig. 5.6 is dominated by the 
offset voltage of 1st differential pair only. For a classical CMOS, this voltage is generally in the order 
of several mV.  
The cascading of low gain differential amplifiers is a widely used technique for the design of VGA, in 
particular (see [73] for instance). The internal structure is usually based on the input differential pairs 
loaded by an active load (e.g. diode connected MOS transistor). However, the complexity of such 
amplifiers is similar, when compared to the former two OTA amplifiers configuration Fig. 5.5 b), 
where a linearization of 2nd differential amplifier has to be achieved.  
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5.3.3 Adopted Solution: Low gm Active Load  
  The main challenge for the design of the fixed gain amplifier is to realise the amplifier with voltage 
gain which is constant over a wide temperature range. Such gain accuracy is to be achieved 
simultaneously with the other parameters (defined in section 5.1). In order to avoid an unexpected 
behaviour of the amplifier at cryogenic temperatures, the use of an easy-to-analyze structure is 
preferred. For this reason, the previously presented concept of the temperature matched 
transconductance ratio gm1(T)/gm2(T) will be used. To achieve the 40 dB voltage gain, this ratio has to 
be increased by load transconductance gm2 reaching a low value. 
Fig. 5.7 a) shows the diode connected active load transistor, as shown in previous CS amplifier 
Fig. 5.4. The transconductance can be controlled via the W/L transistor sizing and drain current IL as:  
 22
2
2m P L
Wg KP I
L
= ⋅ ⋅  (5-14) 
We have already noticed that a 40 dB voltage gain results in a high dispersion of transistor dimensions 
(section 5.3.1, Eq.(5-11)). The low value of gm2 can be achieved with a long transistor, possessing 
(W/L) < 1. However, the utilisation of such transistors is not recommended by the foundry for 
integration of high accuracy circuits [85]. 
An interesting solution has been introduced in [80]. The idea presented here is to decrease the 
transconductance by means of an additional current sink as shown in (Fig. 5.7 b). The new 
transconductance g’m is similar to Eq.(5-14), where the current IL is decreased by an (auxiliary) 
constant current ID3: 
 ( )' 2 3
2
2m P L D
Wg KP I I
L
= ⋅ − . (5-15) 
However, a considerable decrease of transconductance gm1 can be provided when the drain current ID3 
exceeds the ID2 significantly. In other words, we can write ID3 = k·IL, where k is close to unity (k < 1). 
The equivalent transconductance (5-15) can be then expressed in terms of k: 
 ( )' 2 1
2
2 1m P D
Wg KP I k
L
= ⋅ − . (5-16) 
2L DI I=
LI
3DI
BIASV
 
 FIG. 5.7: a) Diode connected P-MOS transistor with transconductance gm, b) Diode 
connected MOS transistor with decreased transconductance 'mg [80] 
We can demonstrate that the value of k close to unity has a negative impact on the accuracy of the 
transconductance and the resulting voltage gain. This can be expressed by the “relative sensitivities” 
defined as: 
 
'
'
( )
'
( )
1
2 1
m m kg
k
m k
g k kS
k g k
∂= ⋅ = −∂ − . (5-17) 
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The value of 'mgkS  can reach an important value for k close to unity. The accuracy of the gain setting 
must be therefore provided by an another active element, avoiding such terms similar to (5-16).  
5.3.4 Low gm Composite Transistor 
The transconductance gm for voltage VGS and current IL biased MOS transistor was previously 
introduced as:  
 ( )2 22
2 2
2m P GS THP P L
W Wg KP V V KP I
L L
= ⋅ − = . (5-18) 
Basically, the expression of transconductance (5-18) has three degrees of freedom: W/L ratio and 
values of VGS voltage or bias (drain) current IL. It has been shown that use of the scaling by W/L is not 
an accurate way to reach the 40 dB voltage gain and the scaling using the bias current (Fig. 5.7 b) has 
the sensitivity limits. On this account, we use the scaling of the VGS voltage of a diode connected 
transistor in such way that VGS = η·VDS, where η < 1. 
 
a) b) 
FIG. 5.8: a) Decreasing of transconductance by the VGS voltage scaling, b) high 
impedance drain voltage sensing by an attenuator with η < 1   
The voltage scaling can be carried out by a voltage divider as shown in Fig. 5.8 a). Here the R1 and R2 
provide the division of the drain voltage so that VGS/VDS = η = R2/(R1+R2). For a given voltage VDS, the 
drain current is decreased to a new value: 
 ( )22
2 1 22
DSP
L DS THP
VKP WI V V
L R R
η= ⋅ − + + . (5-19) 
The output resistance in the output node of Fig. 5.8 a) can be defined by (2-25). In order to provide an 
equivalence with a single transistor having a low transconductance, the value of output resistance will 
be labelled as 'mg  . Its value can be written: 
 ( )' 2
2 1 2
1L
m P DS THP
DS
I Wg KP V V
V L R R
η η∂= = ⋅ ⋅ ⋅ − +∂ + . (5-20) 
Accordingly, the constant η is a parameter allowing to reduce the transconductance of transistor M2. 
However, this decrease of transconductance is limited by the second term in Eq. (5-19) due to the 
additional current IR. This term can be removed by using a high impedance (voltage) sensing of the M2 
drain voltage. Such high impedance sensing is depicted in Fig. 5.8 b) where the scaling of drain 
voltage is provided by a high input impedance attenuator with voltage attenuation η < 1.   
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Fig. 5.9 shows an implementation CMOS of a low transconductance composite transistor based on the 
concept of Fig. 5.8 b), with high impedance VD(M1) voltage sensing. The voltage transfer η is provided 
by the common source amplifiers built from the M2 to M5. These amplifiers provide a voltage gain 
equal to the gain of CS amplifier (Fig. 5.4). For convenience, however, the technique of current 
scaling’ provided by M3-4 and M5-1 current mirrors) will be used for the behaviour description of the 
circuit.  
In the following section, the composite transistor (Fig. 5.9) will be examined in order to demonstrate 
the method of transconductance setting by using the current scaling techniques.    
2i
5i
11 : α
2 : 1α
Li
Lv
3i
4i
1i
 
FIG. 5.9: Low transconductance composite transistor 
5.3.5 Analysis of the Low gm Composite Transistor 
In order to determine the gain of an amplifier following Eq.(5-12), the equivalent small signal 
transconductance g’m of the low transconductance composite transistor is the first parameter to be 
analysed. 
 The architecture analysis can be based on two different (previously mentioned) approaches: voltage 
and current scaling. The voltage scaling uses two Common Source amplifiers (M2, M3 and M4, M5) 
with diode connected active loads (M3, M5). These CS amplifiers provide an attenuation η = VGS2/VDS5 
analogous to that two serially connected CS amplifiers (Fig. 5.8 b).  
The current scaling allows the description of the composite transistor as the circuit in Fig. 5.9, where 
the M2 drain current is decreased by two current mirrors M3-4 and M5-1. This principle is to be further 
applied in order to derive the value of the small signal transconductance g’m. 
Small Signal transconductance g’m 
The equivalent transconductance '
mg of the diode connected composite transistor Fig. 5.9 is defined by 
Ohm’s law: 
 ' Lm
L
ig
v
=
 
. (5-21) 
Transistor M2 is a voltage controlled current source, with drain current i2 equal to: 
 2 2m Li g v= ⋅ . (5-22) 
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We can identify two current mirrors composed of M3, M4 and M5, M1. These current mirrors scale the 
output current so that iout = α·iin, where α is the scaling factor given by transconductance ratio: 
 4 14 14 11 2
3 3 5 53 5
andm m
m m
W L W Lg g
g W L g W L
α α= = = = . (5-23) 
The input current i3 of the 1st current mirror is given by M2 drain current (5-22), so the i4 can be 
written as: 
 44 1 3 2
3
m
m L
m
gi i g v
g
α= ⋅ = ⋅ ⋅ . (5-24) 
In the same way, the output current iL can be written in terms of the product of α1·α2: 
 4 11 2 3 2
3 5
m m
L m L
m m
g gi i g v
g g
α α ⋅= ⋅ ⋅ = ⋅ ⋅⋅ , (5-25) 
resulting in the equivalent transconductance 'mg : 
 ' 4 12 1 2 2
3 5
m mL
m m m
L m m
g gig g g
v g g
α α⋅= = ⋅ = ⋅ ⋅⋅ . (5-26) 
It appears that the Fig. 5.9 realise a composite diode connected transistor equivalent to the transistor 
M2 with transconductance decreased by a factor α1·α2 < 1. In this expression, the transconductance gm2 
is controlled by DC gate-to-source voltage VGS2. We can also determine the equivalent 
transconductance for the circuit biased by DC current IL. This make appear a term √(α1·α2): 
 ' 21 2
2
2m P L
Wg KP I
L
α α= ⋅ ⋅ ⋅ ⋅ . (5-27) 
The difference between (5-26) and (5-27)  results from the difference between the current and voltage 
biased transistor, such as shown in Eq.(5-18). In the both equations (5-26) and (5-27), the terms W/L, 
related to M1-M5 transistors, are expressed as the identical product. In other words, the equations 
(5-26) and (5-27) can be written as the function of VGS and IL and the transistor parameters as: 
 ( )
4 1 4 1
' 2 4 1 2 4 1
2
3 5 3 52 2
3 5 3 5
2m P GS THP P L
W W W W
W L L W L Lg KP V V KP IW W W WL L
L L L L
⎛ ⎞ ⎛ ⎞⋅ ⋅⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎜ ⎟= ⋅ ⋅ − = ⋅ ⋅ ⋅ ⋅⎜ ⎟ ⎜ ⎟⋅ ⋅⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠
, (5-28) 
where (VL = VDD−VGS2). This expression illustrates that the transconductance of the composite 
transistor results from the product of geometrical ratios Wi/Li of M1 to M5 transistors. 
Large Signal Analysis 
The analysis of the DC operating point requires to establish the relationship between the DC bias 
current IL and the terminal voltage Vout of the low gm composite transistor (Fig. 5.9). The analysis can 
be provided in the same way as compared with previous analysis: by investigating the DC drain 
(saturation) current of M2, scaled by M3, M4 and M5, M1 current mirrors. It results in the large signal 
characteristics - functions of IL and VGS2: 
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( )
3 5 4 1
23 5 2 4 1
2 2
4 1 3 522
4 1 3 52
2 ;
2
P
GS L THP L GS THP
P
W W W W
L L KP W L LV I V I V VW W W WLWKP L L L LL
⎛ ⎞ ⎛ ⎞⋅ ⋅⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎜ ⎟= ⋅ ⋅ + = ⋅ ⋅ ⋅ −⎛ ⎞ ⎜ ⎟ ⎜ ⎟⋅ ⋅⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎝ ⎠ ⎝ ⎠⎝ ⎠
 (5-29) 
Properties of Composite Transistor: Summary 
It has been demonstrated that both small signal and large signal characteristics of the composite 
transistor are determined by M2 transistor and scaling factors α1 and α2.   
An important point to be considered during the design is the static drain current of M2. This current 
can exhibit a high variation, in function of the operating point. It is important parameter related to the 
power consumption of the composite transistor.  
To provide a high accuracy of the equivalent transconductance g’m, the second order effects (velocity 
saturation, channel length modulation etc., see chapter 2), must be reduced. This can be done by a 
proper choice of transistor dimensions, in particular by keeping the transistor channel L length above 
ca. 2 µm.    
The structure in Fig. 5.9 is only operating for η < 1, whereas the factor η > 1 causes the device 
saturation. Although the circuit is presented as an active load (diode), the gate of M2 can be 
disconnected in order to create a classical three terminal low gm composite transistor, as shown in 
further section 5.6.2). The detailed analysis (AC, noise etc) will be provided in the following 
chapter 6. 
 
5.3.7 Common Source Amplifier with Low gm Load 
In order to reach reasonable dimensions of transistors used in the CS amplifier (Fig. 5.4), the voltage 
gain is limited to some 20 dB. This voltage gain can be increased by applying the diode connected low 
gm transistor as the active load of the amplifier. This is depicted in Fig. 5.10 where the driving 
transistor MD is loaded by M1-M5 low gm composite transistor.   
The linearized voltage gain G0 can be derived as the vout/vin voltage transfer, where vout is the voltage 
drop on the low gm load caused by the drain current:  
 D mD ini g v= − ⋅ . (5-30) 
Here, the gmD is the transconductance of MD: 2mD N D D Dg KP W L I= ⋅ . As iD and iL are equal, the output 
voltage can be obtained as: 
 '
2
1 2
2
2
in mDL
OUT
m
P L
v giv
g WKP I
L
α α
⋅= − ⋅ = −
⋅ ⋅ ⋅ ⋅
, (5-31) 
where the numerator term is a substitution of (5-27).  By inserting 2mD N D D Dg KP W L I= ⋅  in the 
previous equation, the voltage gain vout/vin can be obtained as the following function: 
 0
2 22 1 2
1 2
2
1
2 α αα α
= − = − ⋅⋅ ⋅ ⋅ ⋅
DmD N D
P
P D
W Lg KPG
KP W LWKP I
L
. (5-32) 
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FIG. 5.10: Common source amplifier with Fig. 6.9 low gm composite transistor as the load  
We can see that G0 is fixed only by transistor dimensions and by KPN/KPP ratio, which is in fact 
related to the electron to hole mobility ratio [22].  
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FIG. 5.11: Static DC characteristics of Fig. 5.10 CS amplifier with plotted dVout/dVin 
voltage gain 
The value of the voltage gain can be compared with (5-11) where an increase by (α1·α2)-½ in (5-32) can 
be observed. An example of simulated characteristics of amplifier from Fig. 5.10, designed for 
G0 = 28 dB, is shown in Fig 5.11. The amplifier characteristic is quasi-linear in a wide range of input 
voltages and is only realised with very reasonable dimensions of the transistors.  
However, the KPN/KPP in (5-32) can have a negative impact to the accuracy of the amplifier gain and 
its temperature evolution. This term is eliminated in the design of the two following amplifiers:  
? Amplifier with G0 fixed by transistor geometric ratio;  
? Amplifier with temperature compensated voltage gain. 
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5.4 Differential Pair and Cascode Effect 
The ways allowing a design of a fixed gain amplifier with accurate voltage gain has yielded a “robust” 
circuit, conditioned by only three parameters: W/L ratios, IBIAS. It follows that all secondary parameters 
subject to affect the voltage gain (e.g. the channel length modulation) have to be removed by virtue of 
a proper design and the choice of component values. 
 The common source architecture with low gm composite transistor (section 5.3.8) exhibits a voltage 
gain, depending on the gain factors KPN/KPP. The way to remove this KPN/KPP factor is to make it 
equal to unity. Such compensation can be carried out by using the driving and load transistors, both of 
the same channel type. This can be achieved by employing the driving transistor MD of P-channel type 
and to “fold” the iD1 (iL) current either by means of a simple current mirror or by using a differential 
folded cascode [22] configuration.  
5.4.1 Cascode and Folded Cascode 
 The cascode is a very useful structure in the design of CMOS and bipolar integrated circuits [16]. 
Generally, the design employs two components: input transistor M1 and cascode transistor M2. The 
benefits improving the circuit performances are following:  
? Reducing of the channel length modulation (rDS);   
? Decreasing of the Miller capacitance CM 
These properties are frequently called as cascode effects, and they will be thoroughly examined in the 
following section. Beyond the elimination of rDS and CM, the folded cascode amplifier would present 
an effective (mentioned) way to remove the KPN/KPN term from (5-32). Also it avoids the cascading 
of the transistors, as compared to the telescopic cascode. This is an important issue for operations 
under a low supply voltage VDD. 
  The cascode using the MOS transistors is presented in Fig. 5.12 a), as a simple and Fig. 5.12 b) 
folded cascode configuration. The both circuits contain one driving (M1) and one cascode transistors 
(M2). The load resistance rL and ( ML ) shown in Fig. 5.12 are not considered as the active part of 
cascode and its significance will be discussed later. 
The current through drain resistance irDS1 is determined by vDS voltage as vDS1/rDS1. However, this 
voltage vDS1 is relatively high for the common source amplifier.  The cascode circuit makes its 
relatively low, fixed by voltage follower: cascode transistor MC. This causes the drain voltage of M1 
standing almost constant (fixed by VB) resulting in a lower current through rDS1 and CM [22]. 
M3
M1
M2
M4
IB
iL
VB
VDD
VSS
A
M L
iD
iB
VGS1
B
VGS1
VB
gm1
gm2GVB≈
B
M1
M2
iB = iD+iL
GVA≈-gm1·rL
A
rL
CM
CM
VSS
VDD
rL<<rout
VIN
 
a) b) 
FIG. 5.12: a) Simple (telescopic) cascode and b) folded cascode (rout defined in Eq. (5-35)) 
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Cascode Effect 
The need of decreasing the parasitic resistance rDS is evident in Eq.(5-13), where the channel length 
modulation affects the accuracy of the gain. By using the folded cascode, the voltage gain is ideally 
only determined by the transconductance of the driving transistor gmD and load resistance rL.   
Both circuits from Fig. 5.12 a) and b) can be transformed into the equivalent linear model Fig. 5.13 in 
order to demonstrate the above mentioned features of the cascode effect. By applying Thevenin’s 
theorem, Fig. 5.12 circuits can be transformed into an equivalent current source of value iCC and 
resistance rout. 
 Focusing only to the low frequency behaviour, the nodal equations of circuit from Fig. 5.13 can be 
written as: 
 
1 2
andB BCC mD in CC B mC
DS DS
v vi g v i v g
r r
= ⋅ − = − ⋅ + , (5-33) 
where the rDS2 is represented by the output resistance of MC for the simple cascode and by rDS2//rDS3 for 
the folded cascode. The output current can be expressed using Eq.(5-33) as: 
 
( )
( )1 2 21 1 2 1 2 2
1
1
DS DS m
CC GS m
DS DS DS m
r r g
i v g
r r r g
+ ⋅= ⋅ ⋅ + + ⋅ , (5-34) 
and the output resistance for zero input voltage and the disconnected load resistance can be obtained: 
 ( )2 2 2 1
1
1out DS m DS DSr r g r r
>>
= + +????? . (5-35) 
These two equations show the 1st cascode effect: the resistance appearing in the output node (drain 
of M2) is increased by the term (1 + gm2rDS2), reaching some tens in CMOS and about hundred in the 
bipolar technology. This term can be found in almost all expressions dealing with cascode 
configuration, as Eq.(5-34), for instance. 
The load resistance rL, connected to the cascode output node, is in parallel with rout. By applying an 
input voltage, the voltage gain available at the output node can be written as a function of rout//rL : 
 
( )
0
/ /
L out
out L CC L CC
in in r r
r r i r iG
v v <<
⋅ ⋅= ≅ , (5-36) 
which can be expressed from (5-34) and (5-35) as: 
 
FIG. 5.13: Linearized model of the simple and folded cascode structure. The rDS1 
includes also the output resistance rDS3 of folded cascode Fig. 5.12 b). The 
substrate transconductance gDS of MC was neglected.  
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( )
( )2 2 10 1 12 2 1 2
1
1 L out
m DS DS L
m m L r r
m DS DS DS L
g r r r
G g g r
g r r r r <<
+ ⋅ ⋅= − ≅ − ⋅+ ⋅ ⋅ + + . (5-37) 
The last simplification can be done within a negligible error only for rL << rout. This is ensured by low 
gm transistor from Fig. 5.9 (rL=1/g’m) of which the transconductance is in order of tens of µS.  
The elimination of the channel resistances is common in the design of Operating Amplifiers, where the 
gain is to be very high ( ≈ 80 - 120 dB). This can be achieved in the model Fig. 5.13 by replacing ML 
by an active load - current source (so rL is only given by rDS ~ 1/λID). The gain of such an amplifier can 
be written as:  
 10
1
21 N
mD L
D
KP WG g r
I Lλ≅ − ⋅ = − ⋅ . (5-38) 
Here, λ refers only to the channel length modulation of the load transistor.  
The second important effect arising from the use of a cascode structure is the reduction of the Miller 
capacitance which value affects the AC characteristics of the amplifier [86]. On can deduce that a 
high load resistance rL of Fig. 5.13 sets the dominant pole p1 to frequency ~1/rLCL. This is true for a 
low output impedance signal source. For a high impedance source the dominant pole can appear at 
frequency ~1/rinCM, resulting from the source resistance and increased Miller capacitance CM (see 
chapter 4.4.1). However, in Fig. 5.12 and Fig. 5.13, the voltage a terminal (B) remains relatively low, 
maintained by the cascode transistor MC. The low voltage at this node causes the current via CM to 
decrease and consecutively, to reduce the impact of the capacity CGD. This is the 2nd important cascode 
effect to be exploited in the amplifier design. 
The transconductances of driving (D) and load (e.g. diode connected) transistors (L) in Fig. 5.12 a) are 
provided by an identical bias current. On the contrary, the transconductances gm1 and gm2 of the folded 
cascode are function of unequal currents ID and IL (IL = IB − ID) and the voltage gain can be expressed 
also by means of these currents IL and ID: 
 
( )
( )
1
0
2
2
P D D Dm D D D
mL L L LP L L L
KP W L Ig W L IG
g W L IKP W L I
⋅= = = ⋅⋅ , (5-39) 
where the current ratio can contribute to the high value of voltage gain G0. Naturally, this term must be 
provided by an accurate current mirror. Equation (5-39) is an important point for the design of 
amplifiers where a high accuracy of the voltage gain constant over a wide temperature range is 
required: G0 is determined by transistor geometric dimensions only and is no longer function of 
KPN/KPP. 
In contrast to the operational amplifiers, the reduced rds is not important for the high value of the gain, 
but is an important condition to reach the high gain accuracy. To demonstrate this effects, we can 
present the result obtained with the 1st amplifier (Tab.5.7), where the transconductance of driving 
transistors (differential pair) reaches gmD=2.04 mS, composite load g’m=20.5 µS and the drain channel 
conductance the value of 6.04 µS. The simulated conductance 1/rout in the output node of amplifier 
Fig. 5.18 is then decreased to 723 pS.  
5.4.2 MOS Input Differential Pair 
The differential gain of an amplifier can be provided by a cell including two driving transistors MD, 
called differential pair [22]. This differential pair removes the common voltage appearing at the 
transistors gates and delivers the output current proportional to the input differential voltage. As we 
have shown in the previous section, the folded cascode configuration Fig. 5.12 b) allows to accurately 
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define the output current of the driving transistors iD1,2, which value is not (or very little) affected by 
channel length modulation (value rDS). This conclusion can be applied to the differential folded 
cascode for which the input differential pair will be now analysed. 
Fig. 5.14 shows the input differential pair (transistors MD1, MD2) as folded cascode transconductance 
amplifier. To ensure the symmetry, we assume furthermore that MD1 and MD2 are identical, as well as 
MC1 and MC2. In the following, the notation β, KP, gm1,2 as well as WD and LD  refers to the transistors 
MD1 and MD2. 
The differential input pair acts as a voltage controlled current source (or differential transconductor) 
characterized by a transconductance gmDiff. This transconductance results from the DC characteristic 
ID1 = f (VIN) and is important with respect to the Vout/Vin voltage transfer of the amplifier.  
VBIAS
IB
IM2 IM1
ID1
IL
VGS1VGS2
ID2
VBIAS
IL
rL
MD2 MD1
MC MC
VDD
vin-vin+
 
FIG. 5.14: Input differential pair in the folded cascode configuration  
We will refer to VGS1 and VGS2 as the gate-to-source voltages of input transistors MD1 and MD2 and 
ΔVGS as the differential input voltage VGS1 − VGS2. For zero ΔVGS voltage, the overall bias current IB is 
divided symmetrically into ID1 and ID2 currents, so ID1  =  ID2 = IB/2. For an applied ΔVGS voltage, the 
KCL (Kirchhoff Current Law) results in the difference between currents ID1 and ID2:  
 ( )1 21 2 1 22 2 2D DGS GS GS D DI IV V V I Iβ β βΔ = − = − = ⋅ − , (5-40) 
where β is the transistor “gain” KP·(W/L) of transistors MD. The bias current IB maintains the sum of 
currents ID1+ID2 constant, so that the ΔVGS can be expressed in terms of ID1 and IB as: 
 ( )1 2 1 12βΔ = − = − −GS GS GS D B DV V V I I I , (5-41) 
where the current ID1 can be developed in a quadratic form:                   
 
22
2 2 2
1 1
1 0,
4 2
GS
D B D B B D GS
VI I I I I V ββ⎧ ⎫⎛ ⎞⋅Δ⎪ ⎪− + − ⋅Δ + =⎨ ⎬⎜ ⎟⎝ ⎠⎪ ⎪⎩ ⎭  (5-42) 
2 4
2 2
1 2 4
21 1 1 1 4
2 2 2 42 2
B GS GS D D
D B B GS B GS
D DD D
b b
D D
a b
I V V W WI I I KP V I KP V
L LL L
KP W KP W
−
Δ Δ= ± − = + ⋅ − Δ⎛ ⎞ ⎛ ⎞⋅ ⋅⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠
????? ?????
????????
 (5-43) 
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where by applying the identity ( )2 2− + = − + − +a b b a b b a b b , the ID1 expression results 
in: 
 
2
2
1
1 4
8
D D
D B GS GS
D D
W WI I KP V KP V
L L
⎛ ⎞= ⋅ ⋅ − ⋅ ⋅Δ + ⋅ ⋅Δ⎜ ⎟⎜ ⎟⎝ ⎠
. (5-44) 
We can now determine the load current IL (Fig. 5.14). This current is solely a linear translation of 
(5-44) by current IM1, so that: 
 1 1( ) ( )Δ = − ΔL GS M D GSI V I I V . (5-45) 
For zero input voltage (ΔVGS=0) the value of IL,Q is a function of static bias currents IM and IB only: 
IL,Q = IB/2 − IM. By plotting the characteristics IL = f (ΔVGS), a nearly ideal straight line is obtained for 
small values of VIN (Fig. 5.15 a), in spite of the complicated expression Eq.(5-45). The characteristics 
Fig. 5.15 a) was plotted for the predicted values (W=1000 μm, L=2 μm, IB=500 µA, IM1=275 µA) 
where IL,Q=25 µA.  
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FIG. 5.15: a) Static characteristics IL/ΔVGS and b) its derivation, equivalent to the 
transconductance of the differential pair 
The linearity of IL = f (ΔVGS), plotted in Fig. 5.15 a), can be investigated from dID1/dΔVGS, 
corresponding to the transconductance of the input differential pair gmDiff = f (ΔVGS):    
 
( )21
2 2
21
2 4
B D D GSD D
GS D B D D D GS
I L KP W VdI WKP
d V L I L KP W L V
⋅ ⋅ − ⋅ ⋅Δ= ⋅ ⋅Δ ⋅ ⋅ − ⋅ ⋅ ⋅Δ , (5-46) 
where WD/LD refers to transistors MD1 and MD2. This derivation is plotted for the identical (previously 
mentioned) values in Fig. 5.15 b). We can observe that inside the ±15 mV input voltage range, the 
transconductance varies by 0.33% which allows to consider the input differential pair as a quasi-linear 
voltage controlled current source. Hence this assumption remains valid just for relatively small ΔVGS 
voltages.  
The linearized current gain (differential transconductance gmDiff) can be determined for zero ΔVGS input 
voltage directly from Eq.(5-46): 
 1
0
1
2
GS
D D
mDiff P B
GS DV
dI Wg KP I
d V LΔ =
= = ⋅ ⋅ ⋅Δ . (5-47) 
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and it appears to be half the value of transconductance (Eq.(2-26)). The linearized (small signal) 
transconductance of MOS differential pair can be consequently expressed for ΔVGS = 0 as: 
 1,2
1
2mDiff m
g g= , (5-48) 
where gm1,2 are the transconductances of both input transistors MD1 and MD2 ( gm1 = gm2 ). As we can 
perceive from this, the factor ½ penalizes the current gain of the final differential amplifier; in 
consequence, resulting in 4 times larger W/L ratio, when compared to the identical gain of simple CS 
(Fig. 5.4) amplifier. This is obvious, because both MD transistors are “serially connected”. The 
additional analysis (noise and AC) of the differential folded cascode transconductor will be provided 
in the following chapter 6.  
5.5 Amplifier with Low gm Composite Transistor 
The structure of our high, fixed gain differential amplifier can be derived from Fig. 5.14 by replacing 
the load rL by a low gm composite transistor, as depicted in Fig. 5.9. The resulting circuit based on the 
input differential folded cascode transconductor (input transistors MD and cascode transistors MC) and 
M1-M5 low gm composite transistor (diode connected) as the active load, is shown in Fig. 5.16. The 
amplifier is biased by IB and IM1,2 current sources. In the following, this amplifier will be labelled as 
type Ι, geometric ratio fixed gain amplifier. 
 
FIG. 5.16: Type I folded cascode amplifier with low gm composite load (Fig. 5.9) 
The DC VOUT/VIN characteristics can be expressed as a function of the load current IL (5-44), delivered 
by the input differential pair and the I-V characteristics (5-29) of the low gm composite transistor. We 
obtain the output voltage of the amplifier in the following form: 
 
3 5 2
23 5
1
4 12
4 12
2 1 4
8
D D
OUT DD THP M B P GS P GS
D D
P
W W
L L W WV V V I I KP V KP VW W L LWKP L LL
⎛ ⎞⋅ ⎡ ⎤⎜ ⎟ ⎛ ⎞⎢ ⎥⎜ ⎟= − − ⋅ ⋅ − ⋅ ⋅ − ⋅ ⋅ Δ + ⋅ ⋅ Δ⎜ ⎟⎜ ⎟⎛ ⎞ ⎢ ⎥⎜ ⎟ ⎝ ⎠⋅ ⎣ ⎦⋅ ⎜ ⎟⎜ ⎟ ⎝ ⎠⎝ ⎠
.  (5-49) 
This DC transfer relationship describes the basic properties of amplifier as a static Vin/Vout 
characteristic and the voltage gain. Obviously, the form (5-49) can be simplified by introducing the 
effective width to length ratio Weff/Leff of the low gm composite transistor: 
 
4 1
2 4 1 2
1 2
3 52 2
3 5
eff
eff
W W
W W L L W
W WL L L
L L
α α
⎛ ⎞⋅⎜ ⎟⎛ ⎞⎜ ⎟= = ⋅ ⋅⎜ ⎟⎜ ⎟⎝ ⎠ ⋅⎜ ⎟⎝ ⎠
. (5-50) 
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By considering the differential pair as a quasi-linear ΔVGS controlled current source IL (Fig. 5.15), 
Eq. (5-50) can be rewritten as:   
 
2 eff
OUT DD THP L
P eff
L
V V V I
KP W
= − − ⋅ ⋅ , (5-51) 
where IL is the load current (5-45). As it can be seen from Fig. 5.19, the linearity is suitable for small 
signals (low noise amplifiers do deal with the small signals) and acceptable for large signals. 
The voltage gain is related to the transconductance of the differential input pair dIL/dΔVGS (5-46) and 
to the I-V characteristic of the low gm composite transistor (5-29). We can define the voltage gain as: 
 0
OUT OUTL
GS GS L
dV dVdIG
d V d V dI
= = ⋅Δ Δ . (5-52) 
As dIL/dVIN exhibits an almost constant value in the considered input voltage range, the linearity of 
amplifier is mainly related to the dVOUT/dIL term, which is inversely proportional to the square root of 
IL in accordance to Eq.(5-51). dVOUT/dIL affects the linearity of the gain for large signals. This voltage 
gain can be expressed directly by differentiating the DC characteristic of Eq.(5-49): 
 1,20 '
0
1 1( )
2 2 ( ) 2
GS
eff mOUT D B
GS
GS eff D L GS m V
L gdV W IG V
d V W L I V g Δ =
Δ = = ⋅ ⋅ =Δ ⋅ Δ , (5-53) 
where IL reaches the value IL,Q=IM – IB/2 at operation point ΔVGS=0. We observe that for an operating 
point fixed by VIN, the AC voltage gain of Fig. 5.16 type I differential amplifier is fixed by the 
accurate W/L dimension ratios only, and depends no longer on KPN/KPP. This feature is a chief benefit 
of the design.  
5.5.1 DC Operating Point 
It has been so demonstrated that the voltage gain does not show signs of the dependency on the 
technological parameters. However, this is not the case for the DC output voltage (5-51) which 
exhibits a dependency on parameters VTH and KP. This is the reason why the choice of the DC 
operating point is important for providing a wide temperature range operation.   
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FIG. 5.17: Temperature evolution of DC voltage on the low gm composite load biased by 
IL,Q= 25 µA (parameters Tab. 5.1). The curves correspond to the terms of (5-54). 
Improved compensation is provided by extra term 2·|VTHP(T)| 
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By applying the temperature model of the transistor (section 5.2) to the expression of the amplifier 
output DC voltage (5-51), a temperature dependence VOUT(T) can be obtained as: 
 ( ) ( )
1
0
0( )
( )
21
THP
Gm
D
OUT DD THP THX x
P eff effV T
V T
IV V V T T
KP T T W L
α −⋅= − ⋅ + ⋅ − −⎡ ⎤⎣ ⎦???????????
???????????
, (5-54) 
where the function (5-54) was divided in two parts: firstly the temperature evolution VTHP(T) of the 
threshold voltage and secondly the contribution caused by temperature variation of carrier mobility 
VGm(T). These contributions are plotted separately in Fig 5.17, where the opposite slopes of VTHP(T) 
and VGm(T) can be observed. It means, that the trends of both curves are partially compensated, as 
displayed by the sum of VTHP(T) + VGm(T) (representation of (5-54)). Nevertheless, the total 
temperature drift remains high: ΔVOUT = 1 V for ΔT = 20 K-380 K. However, this is not so critical, 
with regard to envisaged AC coupling of the inputs. 
 It is to be noted that the temperature compensation can be improved by increasing the contribution of 
the term VTHP(T). For instance, by rewriting the (5-54) as 2·|VTHP(T)|+VGm(T). This function is plotted 
in Fig. 5.17 (upper curve), where the temperature drifts exhibits a decrease of 0.22 V within whole 
77 K-380 K temperature range. The term 2·|VTHP(T)| can be provided by a supplementary P-type MOS 
diode possessing high W/L, and connected serially to a low gm composite load; such supplementary 
transistor have for a low current values high (dominant) variation of VTHP(T), in spite of VGm(T). 
5.5.2 Design of our Type I Amplifier 
The most important parameters to be determined in this section are the dimensions of the low gm 
composite transistor Weff/Leff, the dimension of its input differential pair WD/LD and the IB/IL bias 
current ratio. Moreover, the absolute values of W and L can be optimized to provide a high frequency 
bandwidth and to reduce the 1/f noise, for instance (this is detailed in special chapter 6). In designing 
this of amplifier, the most important parameters are listed as:  
? DC operating point 
? Gain accuracy 
? Low inherent noise 
? AC response 
? Power consumption 
? Chip surface 
Except the choice of the DC operating point, the important parameter to be considered is the high 
accuracy of the voltage gain. Our foremost objective is to realize the amplifier with the accurate gain 
of 40dB in the first fabrication run. This aspect guides us to base the design on transistors with 
L > 2 µm and to perform sensitivity analyses of all relevant components. The strategy, minimizing the 
noise and optimizing the AC response, will be detailed in chapter 6. 
The first parameter – DC operating point leads us to choose the IL/IB with respect to the temperature 
swing of output voltage and the dynamic range of the amplifier. The WD/LD ratio can be deduced from 
the expression of the voltage gain (5-53):  
 , 208
eff L QD
D eff B
W IW G
L L I
= ⋅ ⋅ ⋅ . (5-55) 
te
l-0
04
17
83
8,
 v
er
sio
n 
1 
- 1
7 
Se
p 
20
09
DESIGN OF CMOS FIXED GAIN DIFFERENTIAL AMPLIFIERS 
 
III Design of integrated CMOS differential amplifiers 88
The calculation of parameters WD/LD is based on the analytical expression using a 1st order transistor 
model. However, more accurate results can be obtained with complex SPICE models. On that account, 
the “ideal” parameters computed with Eq.(5-55) were slightly modified by using the computer 
simulation. The resulting parameters are listed in the Tab. 5.4, including the parameters calculated 
upon (5-55) and (W/L)D corrected by simulation (as used for final integration). 
TAB. 5.4: MAIN PARAMETERS CALCULATED FOR THE FIRST AMPLIFIER 
PARAMETER: CALCULATED CORRECTED 
(W/L)D 2493µm/2µm 2360µm/2µm  (-5.6%) 
(W/L)M1,M2,M4 15 µm/5 µm - 
(W/L)M3,M5 38 µm/5 µm - 
IB 750 µA Simulated:  745µA 
IL,Q 25 µA Simulated:  25.7µA 
VDC,OUT,296K -0.7V Simulated: -0.847V 
Fig. 5.18 shows the final circuit of our type I  40 dB differential folded cascode amplifier. This figure 
contains, in addition to the structure introduced in Fig. 5.16, other components such as bias sources or 
output voltage buffer realised by emitter follower MO1. The entire circuit is biased by a single current 
source Ib = 500 µA applied to the diode connected transistor MB1. The bias voltage (VGSB1) is 
distributed towards the gates of all current sources MB2-B6. These transistors provide the biasing of the 
differential pair and low gm composite load and its accuracy is critical. The cascode transistors are 
biased with Vbias = 0 V and do not require any additional circuits.  
 
FIG. 5.18: Folded cascode type-I fixed gain amplifier designed for 40 dB voltage gain 
 (see sub-section 5.7.1 for discussion concerning the output voltage buffer) 
The W/L values of all transistors are shown in Fig. 5.18, whereas the detailed operating points are 
listed in the Tab. 5.7 (at the end of this chapter). In the next section we will provide simulations of the 
main amplifier characteristics, allowing to check the design.  
5.5.3 Simulated Characteristics of the Amplifier 
In order to verify the design shown in Fig. 5.18, we provide simulations of the basic electrical 
characteristics: voltage gain G0, DC voltage transfer ΔVGS/VOUT and AC transfer for various 
temperatures. We can refer to Tab.5.7 (end of chapter), where the simulated operating points of 
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transistors from circuits shown in Fig. 5.18 are detailed, and also to further chapters 6 and 7, where 
deeper investigation based on analytical, simulated and measured results will be presented.  
 The most important characteristic of the amplifier is the DC voltage transfer. This DC voltage transfer 
is shown in Fig.5.19, as provided through simulations with SPICE level-7 model and compared with 
the analytical model Eq.(5-49).  
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FIG 5.19: Simulated and calculated (5-49) DC transfer characteristics of type I amplifier  
(room temperature, VDD = 5 V) 
This figure shows a static voltage gain of G0 = 39.9 dB and an acceptable choice of the DC operating 
point allowing the output peak-to-peak voltage swing up to 2 V. The DC transfer non-linearity can be 
characterised by a THD (total harmonic distortion): for instance 0.6 % for 0.1 VP-P output voltage 
(f = 1 kHz). The analytical form (5-49) of VOUT is plotted in order to verify previously developed 
mathematical description, based on the 1st order model of transistor (section 5.5). Here the parameters 
of transistors obtained by measurements (Tab. 5.1) were used. The curve –□– represents a constant DC 
shift provided by the output voltage buffer MO1 (see sub-section 5.7.1 bellow).  
As we have shown in section 5.2, the temperature simulations are limited by the SPICE model 
accuracy below -55ºC. Nevertheless, the simulations can be used to estimate the tendency of the gain 
and evolution of frequency bandwidth. The AC response was plotted in the temperature range from 
-100 ºC to 100 ºC and exhibits only a low variation, well below 0.4 dB. This simulation confirms the 
decent temperature stability of the amplifier, as demonstrated in Eq.(5-53), where the gain is defined 
by the accurate transistor geometry ratios only. 
We can investigate the “robustness” of the design in terms of relative sensitivities applied to Eq.(5-53) 
voltage gain. These sensitivities reaches |½| for all parameters present in the equation, so: 
 0 0 0 0, , , ,
0
1
2i D eff B D eff L
G G G i
x W L I L W I
i
G xS S S
x G
∂= = − = ⋅ =∂ , (5-56) 
This low value is suitable with respect to the accuracy of the voltage gain. However, by reviewing the 
Eqs. (5-45) and (5-49), the IB/IL term can be also expressed as IB/IL = 2/(k - 1), where the k  =  IM1/ID. 
The relative sensitivity can be now investigated in terms of the voltage gain G0 and the value of k:  
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 0
1
2 1
G
k
kS
k
= − , (5-57) 
where its value can reach a high value. This is why a special attention must be paid about the accuracy 
of IB/IL. This accuracy is related to the matching of current mirrors and their low rDS channel 
resistance, first of all.  
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FIG. 5.20: Simulated type I amplifier AC transfer characteristic for +80 to – 100 ºC  
temperature range 
5.5.4 Summary of 1st Amplifier Basic Parameters  
The results obtained from simulations of the first amplifier are in line with the initial prescribed 
requirements, namely in terms of the gain accuracy. Such accuracy is usually difficult to achieve by 
open loop amplifier. The relatively simple architecture of our amplifier allows to obtain a wide 
frequency bandwidth: 40 dB gain together with cut-off frequency 20 MHz results in a GBW product 
of 2 GHz, with relatively low consumption (~2 mA). However, the static characteristics can cause a 
high THD. In case of small signals, the non-linear part of characteristics is sufficiently small and the 
harmonic products in the frequency spectrum are negligible. Nevertheless, the linearization of the DC 
characteristic will be also treated in the next section.  
 
5.6 Linear Temperature Compensated Amplifier 
In this section, the design of a second, wide linear and low input offset differential amplifier, based on 
a new, low transconductance linear composite load, will be presented. It will be demonstrated how the 
voltage gain can be accurately defined using a hybrid technique of current and voltage biasing and 
how its temperature characteristics can be controlled in order to reach optimal performances either for 
room or cryogenics environment. The designed amplifier will exhibit an accurate wide linear voltage 
gain, with low G0(T) dependency, this later being easily controlled by the VDD supply voltage.   
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5.6.1 Low Transconductance Linear Composite Load  
The analysis presented in section 5.4.2 revealed that the differential folded cascode transconductor 
behaves (for low input voltages) as a quasi-linear voltage controlled current source. Accordingly, a 
linear DC characteristics of the amplifier can be realised by any load having a linear current/voltage 
dependence (i.e. constant resistance dVOUT/dIL in Eq. (5-52), see for an example [90]). By investigation 
of the quadratic form of the transistor current, we can deduce that the second order term can be 
cancelled by the subtracting the two drain currents of mutually biased transistors. Fig. 5.21 a) shows a 
circuit using two diode connected transistors for which the I-V characteristic is linearized. The circuit 
is based one N (M1) and one P (M2) channel type transistors.    
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a) b) 
FIG. 5.21: a) Linear load realised by two N and P channel MOS transistors, 
 b) implementation of the linear load in folded cascode amplifier (the diode 
 connected transistors are realized by low gm composite MOS transistors (Fig.5.9)  
Both transistors in Fig. 5.21 a) are diode connected and are biased by a steady state current I = I1 = I2. 
This current results from the VDD voltage and transistors parameters: VTH and β = KP(W/L). 
Fig. 5.21 b) also contains an auxiliary current source IAUX, which value is chosen in such way that the 
current I0 = 0 for zero input voltage VIN = 0. By applying the KCL, I0 can be obtained as: 
 ( )0 1 1D M AUXI I I I= − + . (5-58) 
 The node equation can be written as the function of output voltage VOUT and (5-58) bias current I0:   
 ( ) ( )221 21 2 02 2OUT TH DD OUT THV V V V V Iβ β− = − − + , (5-59) 
where β1, β2 and VTH1,VTH2 refer to M1 and M2, respectively. The extraction of output voltage VOUT can 
be done by decomposition of (5-59), which for identical β1 = β2 ≡ β, and |VTH1| = VTH2 ≡ VTH leads to 
the expression:  
 0
2 ( 2 )
DD
OUT
DD TH
IVV
V Vβ= + + ⋅ , (5-60) 
This equation illustrates two basic properties of the load: the first term determines the steady-state 
operating point being VDD/2 for zero input voltage (I0 = 0). This results in a low (ideally zero) DC 
offset voltage of the amplifier. The second term in (5-60) shows an important property, namely that 
the DC characteristic is a linear function of the bias current I0.  
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5.6.2 Differential Folded Cascode with Linear Load 
Fig. 5.21 b) shows the linear load, based on the N and P MOS diode connected transistors. The 
external bias current I0 is provided by the differential folded cascode transconductor. By definition, the 
amplifier gain remains a function of the transconductance ratio: ratio of the differential pair and linear 
load transconductance. Similarly to the previous design, the 40dB voltage gain requires a very low 
value of transconductance gmL. This is why the low gm composite transistors Fig. 5.9 will be used in 
the linear load from Fig. 5.21 a). Similarly with our previous Type I amplifier, the use of low 
transconductance composite transistor allows to achieve a very low value of load transconductance 
with mid-size MOS transistors having W/L > 1.  
 However, the condition β1  = β2 and VTH1 = VTH2, cannot be realised with transistors of different 
channel types, i.e. N and P. This is due to an important difference between VTHP and VTHN, and KPP and 
KPN. This difference can result in a DC operating point shift and nonlinear DC characteristics. 
Moreover, the temperature mismatch between M1 and M2 can enhance these effects. 
The perfect matching (β1 = β2 and VTH1 = VTH2) can be achieved with M1 and M2 composite transistors, 
both having the same channel type: the grounded transistor M1 can be realised as a P-channel type 
and referred to the ground by a special level shifter, in order to behave as an equivalent N-channel 
type transistor.  
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FIG. 5.22: Symmetrisation of the low gm linear provided by a impedance inverter 
Fig. 5.22 shows how this level shifter (or voltage/current inverter) can be realised by means of an 
accurate inverter and ground-referenced current mirror. The fact that the N-channel type transistor (M1 
of Fig. 5.21 a) is simulated by means of a P type transistor, allows to build the linear low gm 
composite load with identical MP and M’P transistors. In this way, the condition β1 = β2 and VTH1 = VTH2 
can be accurately fulfilled.  
 
FIG. 5.23: Linear low-gm CMOS load (to be connected the input stage) 
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Fig. 5.23 demonstrates an implementation of Fig. 5.22 voltage/current inverter containing the current 
mirror (MM1, MM2) and inverter (MI1, MI2). Here, two identical low gm composite transistors based on 
M1-M5 and M’1-M’5 are interconnected in conformity with the concept of Fig 5.22. 
In order to provide a good matching of MP and M’P both voltage and current inversion have to be done 
with a high precision. The accuracy of the current mirror is determined by the drain resistance rDS 
(channel length modulation effect λ), the saturation of carrier mobility and the transistor (geometric) 
mismatch. In our case, the mismatch of input and output currents is accentuated by the fact that the 
transistors MM1 and MM2 operate with a high difference of VDS. The transfer of the current mirror can 
be expressed as a function of λ [22] (indices 1 and 2 correspond to the transistor MM1 and MM2, 
respectively): 
 11 1 2
2 2 1 2
1
1
DSM
M DS
VI W L
I W L V
λ
λ
⎡ ⎤⎛ ⎞ += ⋅⎜ ⎟ ⎢ ⎥+⎝ ⎠ ⎣ ⎦
. (5-61) 
In a real MOS transistor, the channel length modulation is lower for a long channel device than for a 
short channel one (Eq. (2-15)). It follows, that the accurate transfer 1:1 can be provided by using a 
long device (i.e. channel length above some 2 µm). An accurate current transfer can be also provided 
by a cascode current mirror. However, simulations have shown the accuracy of large channel current 
mirrors as satisfactory for our application. 
  More difficult is to obtain an accuracy inversion -1 in a wide dynamic range of VDD to VSS. The 
inverter can use a common source configuration similar to Fig. 5.4, were gm1 = gm2. However, this 
equivalence requires matched (i.e. identical channel type) transistors MI1, MI2. In doing so, the bulk 
transconductance caused by nonzero VBS voltage has to be cancelled. As shown in Fig.5.23, the 
inverter is realized by two identical P-channel type transistors. In CMOS technology, the transistor can 
be isolated by using a “hot well”, allowing to fix the local substrate potential at any arbitrary value 
(Fig. 2.2, chapter 2). In the case of AMS process, the hot well can be applied to the P-channel type 
transistor only. The zero VBS voltage can then be obtained by a hot N-well having the potential equal 
to the VS source voltage of transistor MI1. This is depicted at Fig. 5.23, where this zero VBS(Ml2) voltage 
allows further removing of the bulk transconductance and ensures a very good matching of MP and 
M’P transconductances (Fig. 5.22).   
5.6.3 Basic Characteristics of the Linear Amplifier 
 The previous analysis reveals that the DC characteristic Vout=f (ΔVin) is linear in a wide dynamic 
range. This is due to the constant dVOUT/dIL resulting form Eq.(5-60). In Fig. 5.21 and Fig. 5.22, an 
auxiliary current source IAUX has been added. Its value is determined by IB and IM in such way that 
I0 = 0 for zero input voltage: 
  1 2
B
AUX M
II I= − . (5-62) 
The zero I0 current provides the DC operating point at ½VDD (Eq.(5-60)). Moreover, (5-58) removes 
the term IM1 – IB/2 present in previous type I design (5-45) which increases the relative sensitivity of 
the voltage gain. The output voltage can be written as a function of the folded cascode output current 
I0 (5-44) and the voltage response of the composite linear load (5-60):  
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 ( )
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eff
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W WI I KP V KP V
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V V W
KP V V
L
⎛ ⎞− ⋅ − ⋅ ⋅ Δ + ⋅ ⋅ Δ⎜ ⎟⎜ ⎟⎝ ⎠= +
⋅ − ⋅
. (5-63) 
This characteristic is a nearly-linear function of ΔVGS with voltage gain constant in wide dynamic 
range (see simulation in Fig. 5.25). The voltage gain G0 can be determined by differentiation of (5-63) 
at ΔVGS = 0: 
 ( )0 0
1
2 2GS
D
B
DOUT
effGS V
P DD THP
eff
WI
LdVG Wd V KP V V
L
Δ =
⋅
= = ⋅Δ ⋅ ⋅ − ⋅
, (5-64) 
This expression shows the voltage gain as the function of: 
? √(W/L)D/(W/L)eff ratio, 
? Technological parameters: KPP, VTHP. 
? Bias current IB and power supply voltage VDD. 
These dependences can be explained as follows: as the input differential pair is biased by the constant 
current IB, its transconductance is proportional to the square root of IB·(WD/LD) (see Eq. (5-47)). On the 
contrary, the quiescent current of the linear low gm composite load is a function of VDD voltage and the 
transconductance has a linear W/L dependence similarly to the voltage biased transistor Eq.(2-25) (the 
linear composite load is self-biased). The presence of such different terms results in a particular ratio 
gm1/gm2. The properties and advantages of this current/voltage biasing technique will be discussed in 
sub-section 5.6.4  
On the other hand, one can object that the dependence on process parameters (KP and VTH) may 
deteriorate the accuracy of the amplifier gain. However, by analysing the sensitivities related to all 
parameters of Eq.(5-64), a relatively low impact to the voltage gain can be observed.  These 
sensitivities are calculated in the following table 5.5, upon the definition (5-56).  
In fact, the sensitivity on KP is favoured by the presence of the√ term resulting on a low value ½. 
Similarly, a low sensitivity on VTH being around 2/3 is acceptable for the design. In addition, the 
comparison of parameters Tab. 5.1 and Tab 5.2 (parameters measured in two different fabrication 
runs) shows a good accuracy of AMS 0.35 µm process, which led us to expect accurate results.  
TAB. 5.5: RELATIVE SENSITIVITIES OF THE VOLTAGE GAIN FUNCTION EQ.(5-64) 
 KP VTH VDD IB WD/LD WEff/LEff 
   v
i
G
xS  
1
2
−  2
2
THP
DD THP
V
V V
⋅
− ⋅ 2
DD
DD THP
V
V V
− − ⋅
1
2
 
1
2
 1−  
The low dependence of the gain on VDD voltage is not a problem, as most of semiconductor circuits are 
biased with a stabilized voltage source. On the contrary, we will show bellow, how the VDD voltage 
can be used to control the temperature characteristics G0(T) in such a hybrid current versus voltage 
biased amplifier.  
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5.6.4 Analysis of the Temperature Behaviour  
By focusing to the voltage gain (5-64), we can identify the constant parameters as transistor 
dimensions W/L or bias current IB.  These parameters can be extracted and (5-64) can be rewritten as: 
 ( ) ( )0 2P DD THP
CG T
KP (T ) V V (T )
= ⋅ − ⋅ , (5-65) 
where constant C corresponds to the extracted parameters. In consequence we can apply the 
temperature model of transistor MOS described in section 5.1. The thermal dependence of the gain 
factor KP is conditioned by carrier mobility µ(T) Eq.(5-1) and threshold voltage temperature is related 
to Eq.(5-2). We obtain the relative temperature function of the voltage gain G0(T)/C in the following 
form: 
 
( )
( ) ( ) ( )
0
0 0 0
0
1
2 1
x
P DD THP THX
G T
C TKP T V V T T T
T
α
−= ⎛ ⎞ ⎡ ⎤⎡ ⎤⋅ ⋅ − ⋅ + ⋅ −⎜ ⎟ ⎣ ⎦⎣ ⎦⎝ ⎠
. (5-66) 
This expression is particularly interesting because it shows the temperature function of the gain to be 
dependent on one variable parameter: the VDD voltage. It will be demonstrated that the tendencies of 
both temperature functions KP(T) and VTH(T) are in the opposite sense, and therefore results in the 
temperature compensation of the voltage gain. Moreover, the variable VDD voltage control the 
contribution of VTH voltage on the compensation of G0(T). This allows regulating the shape of the 
thermal characteristic G0(T) and to reach better performances either for room temperatures or for wide 
temperature (cryogenic) range. This property will be demonstrated through simulation in the following 
section (see Fig. 5.27).  
In sub-section dealing with DC operation point (5.5.1) the absolute value of terms KP(T) and VTH(T)  
were considered (contribution was adjusted by an integral factor as 2·|VTHP(T)|, see Fig. 5.17). On the 
contrary, the compensation G0(T) described by Eq.(5-66) allows controlling the slope of the mobility 
variation (constant x) by the previously mentioned technique of hybrid current versus voltage biasing: 
the temperature characteristic KPP(T), given by (5-1), becomes in this case √KPP(T). This can provide 
almost perfect temperature compensation within a wide temperature range (see Fig. 5.26 and 
Fig. 5.27). 
5.6.5 Design of the Type II Amplifier 
The design of the type II, linear temperature compensated amplifier, is based on the specifications as 
these mentioned in sub-section 5.5.2. For this 2nd amplifier, the wide output voltage linearity does not 
make appear the difference of currents as in Eq.(5-45), causing a high sensitivity of the voltage gain 
similar to Eq.(5-57). The good matching of IM1 and IAUX is important only in order to reach a low input 
offset voltage.  
The circuit of this linear 40dB differential amplifier is reported in Fig.5.24 where the values of W/L 
are shown. We can see the differential transconductor containing the transistors MD, cascode 
transistors MC and the low transconductance linear load based on the low transconductance composite 
transistors (as shown in Fig. 5.23). The circuit is biased by current mirrors MM1-MM5 controlled by the 
input bias transistor MB1. 
 
te
l-0
04
17
83
8,
 v
er
sio
n 
1 
- 1
7 
Se
p 
20
09
DESIGN OF CMOS FIXED GAIN DIFFERENTIAL AMPLIFIERS 
 
III Design of integrated CMOS differential amplifiers 96
M’2
M’ M’4
M’5M’1
M2
M5M
M3 M4
MM1 MM2
VOUT
I0 ML1
ML2
P
P
IL
vin+
MB3
VSS
VDD
Ib=250µA
MB4
MB5 MB6 MB7
MD1MD2
MC2 MC1
MB1
IM1IM2
IB/2 IB/2
vbias
vin-
IB 400/8µ
100/5µ100/5µ
804/8µ
2310/2µ2310/2µ
436/8µ
100/8µ
100/8µ 100/8µ
1MB2
40/8µ 15/5µ
15/5µ
15/5µ
15/5µ
15/5µ
15/5µ
15/5µ
15/5µ51/5µ
51/5µ
20/8µ
20/8µ
51/5µ
51/5µ
(0 V)
FIG. 5.24: Final realization of type II linear temperature compensated CMOS amplifier 
To determine the basic parameters (W/L ratios, bias currents etc.) we use the expression of the voltage 
gain (5-64) and to measured parameters of the PMOS transistor Tab. 5.1. The basic parameters are 
summarized in following table 5.6. 
TAB 5.6: CALCULATED PARAMETERS AND PARAMETERS CORTRECTED BY SIMULATION OF THE 
SECOND DIFFERENTIAL AMPLIFIER 
PARAMETER: CALCULATED CORRECTED 
(W/L)D 2493 µm / 2 µm 2310 µm/2 µm  (-5%)   
(W/L)M1,M2,M4 15 µm / 5 µm - 
(W/L)M3,M5 62 µm / 5 µm - 
IB 500 µA 500.4 µA 
IAUX 25 µA 24.89 µA 
Input offset 0V 60.24 µV 
The checking of the design was carried out by the simulations. Fig. 5.25 shows the DC characteristics 
of amplifier obtained with SPICE level-7 model, analytical form of DC voltage transfer (5-63) and 
SPICE level-1 model with Tab. 5.1 parameters (plotted for VDD = 5 V).  
 
Fig. 5.25: DC transfer characteristics plotted by simulation with level-7 SPICE model, 
SPICE level 1 model and by formula (5-63) with measured parameters (Tab. 5.1)  
This resulting DC characteristics (Fig.5.25) show a very good linearity within the ±2 V voltage range 
as well as the high accuracy of fixed gain: 39.9dB (simulation – adjusted Tab. 5.6 parameters). We can 
also see fine agreement between the analytic (5-63) model and SPICE Level 7 model, provided by the 
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AMS foundry. The detailed values of the operating points are summarized in Tab. 5.8 (Appendix at 
the end of this chapter). 
 
FIG. 5.26: Comparing of calculated and simulated thermal function of AC gain 
(calculated  parameters Tab. 5.1, VDD = 5 V) 
The 40 dB voltage gain was calculated for 5 V supply voltage VDD. As we have shown in the sub-
section 5.6.4, the temperature function of the gain G0(T) can be controlled via the VDD voltage (5-66). 
By exploring the temperature characteristic G0(T,VDD), we can find out that the temperature function 
has a maximum flatness in the vicinity of room temperature around VDD = 5 V.  This is shown in 
Fig. 5.26, where the G0(T) characteristics resulting from the analytical thermal model (5-66) and 
simulation with SPICE Level-7 model are plotted.  
A good agreement between the analytical model and simulation (except for a small gain error) is 
evident in the range of 100 K – 400 K. Below T = 100 K, the SPICE model is no longer valid and we 
have to consider the results based on the empirical model from section 5.1. 
 However, for VDD = 5 V we can observe an important deviation of the gain: -2 dB at T = 77 K. This 
deviation can be compensated by decreasing the VDD voltage below 4.4 V. This is shown on the G0(T) 
characteristics Fig. 5.27 where two VDD voltages were applied to the analytic model (5-66): VDD= 5 V 
and VDD= 4.4 V. For 4.4 V the variation does not exceed 0.9 dB within the whole temperature range 
77 K - 400 K. The measurements performed in that range with the fabricated amplifier show indeed a 
lower variation for VDD= 4.4 V as shown in the chapter 7 (see Fig. 7.26 and related comments). 
38
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FIG. 5.27: Thermal function of the gain G0(T) for two supply voltage values 
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However, from the change in VDD results a shift of amplifier gain (see Fig. 5.27 a and b). This is 
implicit from expression Eq.(5-64). Obviously, such a shift of the gain is systematic and therefore 
constant for all amplifiers operating with a given VDD.  
5.6.6 Performances of the 2nd (Linear) Amplifier: Summary  
The design of type II linear, temperature compensated amplifier provide a wide-linear operations and 
exhibits intrinsically low DC offset voltage. The delivered equations show the dependence of the gain 
on the bias current/voltage as well as on the process parameters. However, from the measurements 
performed on the MOS transistors and from the low relative sensitivities of the voltage gain function; 
we can thus expect a good accuracy of the parameters obtained with the fabricated circuit. The 
simulated AC characteristic shows a 4 MHz frequency bandwidth (GBW = 400 MHz). This large 
bandwidth together with high input impedance and low power consumption (~1 mA) make this 
amplifier quite interesting as a compact and universal block for VLSI design. The simulated 
performances comply with the technical specifications of the amplifier mentioned in sub-section 4.6.3 
and are important for a high performance cryogenic and room temperature test bench, dedicated to the 
test of THz imagers.      
5.7 Output Voltage Buffer 
Both amplifiers presented in previous sections achieve the 40 dB voltage gain at nodes exhibiting the 
high impedance. These impedances result from the low gm composite load and are in order of 20 µS 
(50 kΩ). Obviously, these nodes have to be isolated, in order to preserve the voltage gain and 
frequency bandwidth of the amplifier. Depending on the amplifier DC performances, we use two 
different voltage buffers: 
i) An emitter follower, realised by a common drain transistor used for type I amplifier; 
ii) A sophisticated linear low DC offset voltage buffer applied to the type II amplifier. 
5.7.1 Common Drain Voltage Follower 
The purpose of the common drain voltage follower (VF) is to preserve the gain and bandwidth of the 
amplifier. In addition, the constant DC shift (approximately VTH) of common drain VF can decrease 
the offset of the amplifier (see Fig. 5.19). This DC shift is also important to reduce the high gain of the 
amplifier that appears close to the positive saturation point (see again Fig. 5.19). 
The voltage follower is shown in Fig. 5.18 where transistor MO1 (P- channel type 1000 µm / 1 µm) is 
biased by a constant current source 250µA (MO2). The key parameter of the voltage buffer is its output 
resistance determined by MO1: 
 
1 1 1 1
1 1
2out mO P O O O
r
g KP (W L ) I
= = ⋅ . (5-67) 
It reaches some 600 Ω (see Tab 5.7). It will be demonstrated (chapter 7) that this impedance 
introduces an additional pole in the AC transfer characteristic and the low bias current (250 µA) limits 
the slew rate (S/R) to a relatively low value (for instance S/R = 25 V/µs for 10 pF load).   
Such relatively high impedance is imposed by the required low power dissipation of amplifier. 
However, the parameters rout and S/R can be improved by any auxiliary (external) current source 
increasing the drain current of MO2 (Eq.(5-67)).  
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5.7.2 Linear Low Offset Voltage Buffer 
The purpose of the voltage buffer is to preserve the excellent DC properties of the type II amplifier, 
such as the linear Vin/Vout characteristic or low DC offset. The design of the output buffer is based on a 
modified version upon [91] and the final circuit is shown in Fig. 5.28. 
 
FIG. 5.28: Design of the linear, low offset output buffer for type II amplifier 
 
In this chapter, we provide only basic information and explanation, whereas the detailed analysis will 
be provided in chapter 10 (in chapter 10, a similar configuration is used in the design of a low output 
impedance second generation current conveyor CCII-).    
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Fig. 5.29: Transfer characteristics of output buffer for type II amplifier, with plotted voltage 
gain, linear in wide dynamic range (simulation SPICE-level 7 model, VDD = 5 V) 
Fig. 5.28 shows the input transistor Mi biased by two current sources Mb1 and Mb2. The drain of Mi is a 
high impedance node. This node is connected to the gates of transistors MO1 and MO2 which are the 
common source amplifiers. The value of the bias current of Mo1,2 is controlled by Mb4. The low offset 
voltage of the follower is achieved via a feedback loop provided by diode-connected transistor Mf. 
Both input and feedback transistors are biased by the identical currents IB/2. This cause (for identical 
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Mi and Mf) also identical VGSi = VGSf  and zero voltage difference between VIN and VOUT. The output 
transistors MO1 and MO2 are self-biased. This means that the quiescent current can depend on the 
temperature and may affect the power consumption, particularly at cryogenic temperatures. Its value 
has to be determined by simulations with accurate models and carefully verified by a worst-case 
analysis. 
In order to provide comparative and correct measurements, one of the amplifiers was integrated 
without the voltage buffer. This allows avoiding an additional distortion or DC offset provided by the 
voltage buffer. The second reason is the value of the quiescent current of MO1, MO2 at lower 
temperatures. Above all, we are interested in testing the amplifier linearity, in demonstration of 
temperature compensation of the gain and it’s controlling via the value of VDD voltage. 
Fig. 5.29 shows a simulated DC characteristic exhibiting an excellent DC accuracy (i.e. linearity and 
offset). The simulated properties of voltage buffer comply with all static parameters of amplifier as 
well as with the simulated bandwidth. 
 
Appendix: Simulated operating points 
TAB 5.7 SIMULATED OPERATING POINT OF CHAPTER 6.3 AMPLIFIER 
TRANSISTOR MD1 MD2 MC1 MC2 M1 M2 M3 M4 M5 
TYPE P:2360/2µm P:2360/2µm N:100/5µ N:100/5µ P:15/5µ P:15/5µ N:38/5µ N:15/5µ P:38/5µ 
ID -373u -373u 25,8u 25,8u -25,8u -166u 166u 65,4u -65,4u 
VGS -1,47 -1,47 1,4 1,4 -1,89 -3,35 1,54 1,54 -1,89 
VDS -2,88 -2,87 554m 3,9 -3,35 -3,46 1,54 3,11 -1,89 
VBS 1,03 1,03 -1,1 -1,1 0 0 0 0 0 
VTH -1,33 -1,33 1,24 1,24 -1,03 -1,03 768m 766m -1,02 
VDSAT -152m -152m 135m 134m -673m -1,82 469m 470m -677m 
gm 4,17m 4,17m 268u 269u 56,8u 132u 405u 159u 143u 
gDS 6,07u 6,07u 165n 55,5n 186n 1,42u 325n 89,6n 681n 
gMB 1,04m 1,04m 101u 102u 18u 40,9u 184u 72,1u 45,3u 
CGSOV 215f 215f 10,8f 10,8f 1,37f 1,37f 4,1f 1,62f 3,46f 
CGDOV 215f 215f 10,8f 10,8f 1,37f 1,37f 4,1f 1,62f 3,46f 
CGBOV 220a 220a 550a 550a 550a 550a 550a 550a 550a 
TRANSISTOR MO1 MO2 MB1 MB2 MB3 MB4 MB5 MB6 
TYPE P:1000/2µ P:200/8µ P:400/8µ P:600.5/8µ P:315/8µ N:500/8µ N:501/8µ N:501/8µ 
ID -250u -250u -500u -745u -398u 398u 398u 398u 
VGS -1,33 -1,95 -1,95 -1,95 -1,95 1,17 1,17 1,17 
VDS -2,98 -2,02 -1,95 -1,03 -3,83 1,17 1,1 1,1 
VBS 0 0 0 0 0 0 0 0 
VTH -1,02 -1,02 -1,02 -1,02 -1,02 763m 763m 763m 
VDSAT -262m -725m -725m -725m -725m 256m 256m 256m 
gm 1,48m 512u 1,02m 1,52m 815u 1,85m 1,85m 1,85m 
gDS 1,82u 1,63u 3,33u 10u 1,68u 1,12u 1,17u 1,17u 
gMB 497u 160u 321u 476u 255u 884u 885u 885u 
CGSOV 91f 18,2f 36,4f 54,6f 28,7f 54f 54,1f 54,1f 
CGDOV 91f 18,2f 36,4f 54,6f 28,7f 54f 54,1f 54,1f 
CGBOV 550a 880a 880a 880a 880a 880a 880a 880a 
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TAB. 5.8: SIMULATED OPERATING POINT OF CHAPTER 6.4 AMPLIFIER 
TRANSISTOR MD1 MD2 MC1 MC2 ML1 ML2 MM1 MM2 M1 
TYPE P:2310/2µ P:2310/2µ N:100/5µ N:100/5µ P:15/5µ P:15/5µ N:20/8µ N:20/8µ P:15/5µ 
ID -250u -250u 24,8u 24,8u -70,8u -70,8u 6,19u 6,22u -6,1u 
VGS -1,45 -1,45 1,4 1,4 -2,51 -2,51 1,01 1,01 -1,43 
VDS -2,85 -2,85 3,9 1,39 -2,49 -2,51 1,01 2,49 -2,51 
VBS 1,05 1,05 -1,1 -1,1 0 0 0 0 0 
VTH -1,34 -1,34 1,24 1,24 -1,03 -1,03 760m 760m -1,03 
VDSAT -130m -130m 132m 132m -1,14 -1,14 166m 166m -332m 
gm 3,22m 3,22m 262u 262u 90,7u 90,7u 46,4u 46,5u 28,1u 
gDS 4,1u 4,1u 54,1n 61,8n 686n 683n 24,8n 21,4n 50,5n 
gMB 800u 800u 99,2u 99u 27,8u 27,8u 22,6u 22,7u 9,35u 
CGSOV 210f 210f 10,8f 10,8f 1,37f 1,37f 2,16f 2,16f 1,37f 
CGDOV 210f 210f 10,8f 10,8f 1,37f 1,37f 2,16f 2,16f 1,37f 
CGBOV 220a 220a 550a 550a 550a 550a 880a 880a 550a 
TRANSISTOR M’1 M2 M’2 M3 M’3 M4 M’4 M5 M’5 
TYPE P:15/5µ P:15/5µ P:15/5µ N:51/5µ N:50.5/1µ N:15/5µ N:15/5µ P:51/5µ P:51/5µ 
ID -6,19u -71,6u -70,4u 71,6u 70,4u 21,1u 21u -21,1u -21u 
VGS -1,44 -2,51 -2,49 1,19 1,19 1,19 1,19 -1,43 -1,44 
VDS -3,99 -3,81 -3,81 1,19 1,19 3,57 3,56 -1,43 -1,44 
VBS 0 0 0 0 0 0 0 0 0 
VTH -1,03 -1,03 -1,03 768m 768m 766m 766m -1,02 -1,02 
VDSAT -333m -1,14 -1,13 268m 267m 269m 269m -335m -336m 
gm 28,5u 91,8u 91,1u 317u 313u 92,9u 92,6u 96,2u 95,4u 
gDS 36,7n 507n 498n 212n 210n 47n 46,9n 234n 232n 
gMB 9,48u 28,2u 28u 151u 150u 44,4u 44,2u 31,9u 31,6u 
CGSOV 1,37f 1,37f 1,37f 5,51f 5,45f 1,62f 1,62f 4,64f 4,6f 
CGDOV 1,37f 1,37f 1,37f 5,51f 5,45f 1,62f 1,62f 4,64f 4,6f 
CGBOV 550a 550a 550a 550a 550a 550a 550a 550a 550a 
TRANSISTOR MB1 MB2 MB3 MB4 MB5 MB6 MB7 
TYPE P:400/8µ P:40/8µ P:804/8µ P:436/8µ N:100/8µ N:100/8µ N:100/8µ 
ID -250u -24,9u -5,00E-04 -275u 275u 275u 275u 
VGS -1,67 -1,67 -1,67E+00 -1,67 1,55 1,55 1,55 
VDS -1,67 -2,51 -1,05E+00 -3,45 1,55 1,1 1,1 
VBS 0 0 0 0 0 0 0 
VTH -1,02 -1,02 -1,02E+00 -1,02 762m 762m 762m 
VDSAT -512m -510m -5,12E-01 -512m 473m 473m 473m 
gm 731u 73u 1,46E-03 805u 671u 670u 670u 
gDS 1,73u 137n 4,59E-06 1,21u 478n 791n 791n 
gMB 235u 23,5u 4,70E-04 259u 304u 303u 303u 
CGSOV 36,4f 3,64f 7,32E-14 39,7f 10,8f 10,8f 10,8f 
CGDOV 36,4f 3,64f 7,32E-14 39,7f 10,8f 10,8f 10,8f 
CGBOV 880a 880a 8,80E-16 880a 880a 880a 880a 
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6.1 AC Analysis of the Amplifier 
This chapter is focused on the AC and noise analysis and optimization of the amplifiers, which was 
designed the previous chapter. The main goal of this analysis is to understand the relationships 
between the design parameters (like size of the transistors) and the main amplifier characteristics. 
Regarding this, we focus mainly on the analytical description of the amplifiers. The conclusions are 
confirmed by simulation and by the measurements performed on the integrated silicon circuits (see 
chapter 7).  
6.1.1 AC Response of Folded Cascode Transconductor   
The general concept of the voltage amplification was previously introduced in chapter 4 (Fig. 4.5). 
Here, the amplification is provided by the input transconductor (OTA) connected to the resistive load. 
It has been demonstrated that in such a configuration, the dominant pole is caused by the high 
impedance node, i.e. time constant rL·cL defined in Eq.(4-5). In this case, we expect that the differential 
pair (transconductor) delivers the output current iL constant up to the dominant pole frequency.   
Fig. 6.1 shows the differential folded cascode structure presented in sub-section 5.4.2, with two 
important capacitances. The figure also shows the voltage transfer between the differential inputs and 
the nodes labelled (A) and (B).   
The node (A) is a common node of the differential pair and (B) the output current node. The voltage 
transfers vin→vA and vin→vB shown in Fig. 6.1 can be used to demonstrate the influence of parasitic 
capacitances on the frequency response of the amplifier.  
≈ mDVB
mC mBC
gG
g +g
DSrDSr
1
1
2 in m
v g− ⋅ 212 in mv g− ⋅ - ( )B mC mBCv g g⋅ +
Cr
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FIG. 6.1: a) Simplified AC model of the input differential pair and b) linearized model. 
gm1,2  and gmC refer to the transconductances of the input pair (Eq. (5-48)) and 
cascode transistors, gmBC refers to the bulk conductance of MC  
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Due to the symmetry in the common node (A), the voltage transfer v(A)/vin is ideally zero for a 
symmetrical input voltage (i.e. VGS,D1 = – VGS,D2). Thus, there is no current through C(A), and in the first 
approximation the capacitor C(A) does not contribute to iL /vin current transfer.  
However, the situation is different for node (B). It has been demonstrated that the current delivered by 
the input differential pair is given by the input voltage and transconductance of differential pair gmDiff 
(Eq. (5-48)). From the output current of the input differential pair iD1 = gmDiff·vin results a voltage drop 
across the resistance appearing in node (B):  
 ( )
( ) ( )
1 in mDD
B
mC mBB
v giv
g g g
⋅= = + , (6-1) 
where gmC and gmB are the transconductance and substrate transconductance of MC1, respectively 
(Fig. 6.1 b). The voltage gain v(B)/vin at node (B) can be obtained as: 
 ( ) mDv B
mC mB
gG
g g
= + . (6-2) 
It is obvious that this voltage generates a current through C(B). In fact, the current gmD·vin provided by 
the differential pair is reduced by the ratio of cascode transistor drain impedance 1/g(B) and the 
impedance of capacitor C(B). Accordingly, the output current iL can be written as: 
 
BL D C
i i i
( )
= − . (6-3) 
This can be written in the terms of frequency transfer iL/vin corresponding to the effective 
transconductance of differential folded cascode OTA gm,tot: 
 
( ) ( ),
( )
1
mDL
m tot
in mC mBB
gi jg
v j C g g
ω
ω= = + + , (6-4) 
This relationship shows how the capacitors C(B) affects the output current iL of the folded cascode 
structure; it create an extra pole, located at frequency p1 ≈ gmC/C(B)  (gmB was neglected here).  
The simulation has shown that this pole can be located close to the dominant pole of the amplifier, 
caused by the high impedance node. Therefore, the function (6-4) can be used as a criterion of 
optimization, based on any mathematical numerical method such as a simplex method. By applying 
this method, optimal values of WC and LC can be found. The goal is to keep the transconductance of 
cascode transistors gmC as high as possible, but only until the CGS capacity (~ WC ·LC) affects the 
frequency response. The pole of the transfer function (6-4) can be rewritten in the terms of transistor 
parameters (Eqs. (2-26), (2-32) and Tab 2.1), and its value can be minimized: 
 
( )1 ( ) 1 6
2
min2
3
C
N L
CmC
B
GDO D MB OX C C
WKP I
Lgp
C C W W C W L
⋅ ⋅
≈ = ⇒
⋅ + + ⋅ ⋅ ⋅
. (6-5) 
In this function, the term CGDO·(WD1+WMB6) is the contribution of transistors MD1 and MD6 to the total 
capacitor C(B) (Fig. 5.18).  Applied to this Eq.(6-5), the simplex method has been used to find the 
following optimum: LC = 5 µm and WC = 50.33 µm, for initial conditions COX = 0.0023 F/m, 
WD = 2350 µm, WMB1 = 501 µm, KPN = 80 µA/V2, IL = 25 µA, CGDO = 130 pF/m.   
A simulation has validated this optimum by sweeping the parameter WC around 50 µm. However, a 
relatively low transconductance gmC penalized the cascode effect (Eq. (5-35)), which lead us to an 
increase of the WC to the final value of 100 µm.  
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6.1.2 Analysis of the low-gm Composite Transistor 
The basic analysis of low transconductance composite transistor providing the values of the large and 
small signal transconductances was carried out in section 5.3.5. A detailed linearized model of the low 
gm composite transistor from Fig. 5.9 is shown in Fig. 6.2. This model contains five controlled current 
sources (transistors Mn), the drain resistances rDSn and the nodal capacitances CGS,n. In the first phase, 
previously obtained transconductance g’m (5-26) can be precise by a low frequency (DC) analysis 
including the channel resistance rDS,n for each transistor.  
rDS3vD3·gm3 rDS4vD3·gm4
VD5·gm1 rDS5VD5·gm5rDS2vL·gm2
vD3
vD5
M1 M2
M3 M4
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Lv
+
-
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FIG. 6.2: low transconductance composite transistor and its small signal model  
This transconductance ''mg  can be found as iL/vL at the output node vL, where the expression result in:    
 
( )1 5 3 3 5 5 2 5 2
'' 1 2 4 1 2 4
5 5 225 3
' 3 5 3 5
1
1
1
m
DS
m m m m
m m m m m m
m
m m
g m m m m
g g g g g g g g g
g g g g g gg g g ggg g
g g g g
≈
⎧ ⎫+ ⋅ ⋅ + ⋅ + ⋅ + ⋅⎪ ⎪⋅ ⋅ ⋅ ⋅⎪ ⎪= ⋅⎨ ⎬⋅⋅ ⎪ ⎪+ + + ⋅⎪ ⎪⎩ ⎭?????? ?????????????????????????
 (6-6) 
The notation gn corresponds to the sum of transconductances at the common nodes, as shown in 
Fig. 6.2 (i.e. g3 = gDS2||gDS3, g5 = gDS5||gDS4). This equation illustrates that the most important channel 
resistance (with respect to the total conductance ''mg ) is rDS1, because the drain of M1 is the node with 
highest impedance in the circuit.  
 The analytical AC analysis of the circuits shown in Fig. 6.2 gives a complicated result, which is 
difficult to interpret. However, as already noticed, the elements limiting the frequency bandwidth are 
the parasitic capacitances at the high impedance node; this is illustrated by the capacity C in Fig. 6.2. 
In the MOS transistor, the input impedance is dominated by CGS (see chapter 2). Applied to the low-gm 
transistor (Fig. 6.2), the capacitance C is determined mainly by the capacitors CGS2 of transistor M2. 
Consequently, a parasitic zero can appear in the trivial form of frequency-dependent 
transconductance ' ( )mg jω :    
 ' ' 2'( ) 1
GS
m m
m
Cg j g j
g
ω ω⎛ ⎞≅ +⎜ ⎟⎝ ⎠ , (6-7) 
which determines the previously mentioned dominant pole of the amplifier. Consequently, more 
detailed analysis, including all parasitic capacitances shown in Fig. 6.2 was performed. The result is a 
complicated polynomial transconductance of the form: 
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 '
( )( )
( )m
N jg j
M j
ωω ω=  (6-8) 
where N(jω) and M(jω) are the 3rd and 2nd order polynomials, respectively. The ratio of the orders of 
N(jω) and M(jω) being higher than unity is advantageous, because it causes a natural decrease of the 
voltage gain at higher frequencies (e.g. removes possible oscillations, excessive noise etc.). This 
situation is illustrated by the sets of simulations shown in Fig. 6.3, where the transconductance of low-
gm composite load and the transconductance gmDiff of the differential pair have been plotted in a Bode 
diagram (performed on type I amplifier from Fig. 5.18). 
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FIG. 6.3: Frequency characteristic of differential pair transconductance gmDiff and 
composite transistor transconductance g’m,tot, their product gmD·g’m,tot 
corresponding to  the voltage gain (simulation was performed with no 
additional capacitive load at the output node, SPICE level-7 model)  
In this figure, we can observe the cut-off frequencies of gmDiff  and g’m,tot to be close to each other 
(~ 30 MHz), causing a slope of the AC characteristic of -40 dB/decade. Moreover, we observe a small 
resonance at f = 25 MHz, caused by the complex poles in M(jω). 
Fig. 6.3 simulation assumes ideal conditions, where no load is connected to the high impedance node. 
However, this node is loaded by additional capacitances, as the input capacitance of voltage buffer or 
by the routing capacitance. This causes an increase of the value C and resulting decrease of the 
amplifier bandwidth. This decrease removes the resonance shown in Fig. 6.3 and makes the frequency 
response naturally flat (see simulation in Fig. 5.20 provided with the output buffer – circuit from 
Fig. 5.18). 
6.1.3 Common Mode Rejection Ratio and the Gain Symmetry 
The Common Mode Rejection Ratio CMRR is another parameter which can influence the frequency 
response of the differential amplifier. The CMRR compare the rejection of common voltage 
(V+ + V-)/2 to the amplification of the input differential voltage (V+ – V–). Generally, the voltage 
transfer of a differential amplifier can be written in terms of differential and common mode voltage 
gain Gv and GC as: 
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 ( ) ( )1
2OUT v C
V G V V G V V+ − + −= ⋅ − + ⋅ +????? ???????diff voltage
common mode voltage
, (6-9) 
where typically Gv  >> GC. CMRR is defined as a positive dB ratio of the differential gain Gv and 
common mode gain GC: 
 20 log v
C
G
CMRR
G
= ⋅ ⋅ . (6-10) 
Measurement of the common mode gain GC is typically performed as the transfer between shorted 
differential inputs and the single ended amplifier output. It is known that the CMRR of a differential 
amplifier is depended on the parasitic impedance at the common node (A). However, the impedance 
Z(A) may also affect another parameter: the amplifier symmetry. This is why a superposition principle 
will be unusually used in this section in order to express the individual transfers (Gv+ = vout/vin+ and 
Gv- = vout/vin-). When doing so, a symmetry of the voltage gain Gv+ = Gv– can be verified and individual 
transfers Gv+ and Gv- allow us to determine both CMRR and differential voltage gain. In a further 
analysis, only the simplified model of input differential pair (Fig. 6.4) containing the parasitic rA and 
CA ,  will be used. 
mLg
Ar AC
 
FIG. 6.4: Simplified model of the input differential pair 
The individual voltage transfers Gv+ and Gv- are defined between the amplifier output and the 
corresponding input. In such a configuration, the differential voltage gain Gv = vout/vin can be defined 
by Gv+ and Gv– as Gv = ½(Gv+  –  Gv–), and the GC remain ½·(Gv+ + Gv–), as defined by Eq.(6-9). The Gv+ 
and Gv– are expected to be equal within whole frequency range.  
Transfer Gv+ results from the drain current of MD2, which is divided in the node (A) between the 
parasitic impedance (rA||CA ) and the load gmL as: 
 1
1 1
1 1
2
1
2 2
out m
v
in mL A A
m m
v gG
v g g C s
g g
+
+
= = ⋅ ⋅ ⎛ ⎞+ + ⋅⎜ ⎟⎝ ⎠
, (6-11) 
where the transconductance of input transistors MD1 and MD2 are referred to as gm1. Similarly the 
transfer Gv–  results in: 
 1 11
1 1
1
1
2
1
2 2
A A
m mout m
v
in mL A A
m m
g C s
g gv gG
v g g C s
g g
−
−
⎛ ⎞+ + ⋅⎜ ⎟⎝ ⎠= = − ⋅ ⎛ ⎞+ + ⋅⎜ ⎟⎝ ⎠
. (6-12) 
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These two equations show that the MOS input differential pair is not perfectly symmetrical. The 
symmetric behaviour will be verified by simulation in the following.  
The superposition of transfers (6-11) and (6-12) allows us to determine the differential voltage gain as 
the familiar transconductance ratio (see Eq. (5-53)): 
 ( ) 11 1
2 2
m
v v v
mL
gG G G
g+ −
= ⋅ − = ⋅ . (6-13) 
We can see that the differential gain is not affected by the impedance of the common node (A), only 
for the “ideal” differential signal (i.e. V+ = –V–). As mentioned above, this signal results in zero voltage 
v(A), and the impedance Z(A) has no impact on the voltage gain (we assume that the bias current of MD1 
and MD2 is constant). In other cases, the consideration of individual transfers may be important.  
The common mode gain GC, contains one zero and one pole in transfer function: 
 ( )
1 1
1
1 1
2
1
2 2
A
A
A
C v v
mL A A
m m
Cg s
g
G G G
g g C s
g g
− +
⎛ ⎞⋅ + ⋅⎜ ⎟⎝ ⎠= + = − ⋅ ⋅ ⎛ ⎞+ + ⋅⎜ ⎟⎝ ⎠
, (6-14) 
where the numerator transfer zero causes the common mode gain to increase at high frequencies. By 
inspecting the type I amplifier Fig. 5.18, we can deduce that gA is primarily determined by the rDS of 
the current source MB2 and capacitances CGS of MD1 and MD2 input transistors. Accordingly, the 
CMRR can be expressed following the definition (6-10) as the log ratio: 
 ( )1
220 log 20 log
2
v m A A
C A A
G g g C sCMRR
G g C s
⋅ + + ⋅= ⋅ = ⋅ − + ⋅ , (6-15) 
reaching at low (DC) frequency: 
 1
0
220 log
2
m A
DC s
A
g gCMRR CMRR
g→
⋅ += = ⋅ − ⋅ . (6-16) 
These equations show the above mentioned dependence of the CMRR on the impedance Z(A), witch 
value is to be maintained at a very high value.  
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FIG. 6.5: Simulated Gv+ and Gv- AC characteristic, AC common mode transmission and 
CMRR characteristics (simulation SPICE level-7 models, type I amplifier) 
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Verification of the analysis is provided by simulations (Fig. 6.5) performed with accurate  models 
applied to Fig. 5.15 type I amplifier. In Fig. 6.5, a low common mode transfer GC can be observed up 
to the frequency of transfer zero frequency which is close to 1 MHz (6-14). At higher frequencies, the 
value of GC is limited by the amplifier voltage gain, having a decreasing tendency with -40 dB/dec 
slope.  
Focusing on Gv+ and Gv–, a negligible difference between both voltage transfers can be observed at 
higher frequencies. This allows us to consider the amplifier to be fully-differential.   
A last comment can be made on the temperature dependence of the amplifier bandwidth. In Eq.(6-7), 
the dominant pole was defined by the transconductance of the low gm composite load and parasitic 
capacitance CGS2. In chapter 5.1 we have investigated the temperature behaviour of the MOS 
transistor. It has been demonstrated that the transconductance increases at low temperatures, as the 
consequence of the higher carrier mobility µx (Eq.(5-1)). Considering this fact, the frequency 
bandwidth is expected to increase at lower temperatures, which is advantageous for cryogenic 
operations (see the simulated characteristic G0(T) in Fig. 5.20 for type I amplifier, or the wide 
temperature range measurements provided in the next chapter). 
6.2 Noise of the Amplifier 
In this section we provide the amplifier analysis allowing to determine the elements having an impact 
to the total amplifier noise. The relationship between the input-referred noise and component values 
are highlighted here as an important criterion for the amplifier design. In the following analysis, we 
consider noise-free signal sources only.  
One of the main advantages of the amplifier shown in Fig. 4.10 is the absence of external feedback. 
This would allow to remove an important contributor of the total noise, as compared to the classical 
concept of closed loop amplification. The aim of the analysis is to find a methodology reducing the 
noise by transistor sizing and design of operating points, for instance. 
  In sub-section 3.5.2, the principal noise source in the transistor MOS was defined as the channel 
noise current: 
 2 2
8
3
AF
DS
n B m EF
OX eff
I
i k Tg KF
C L f
= + ⋅ ⋅ , (6-17) 
where the first term is related to the white noise and second to the flicker noise 1/f. In this chapter, two 
different contributions of amplifier noise will be analysed: i) noise provided by the input differential 
pair in,L, and ii) noise generated by the amplifier load in,gm. The total output noise can be written as the 
voltage drop on the load resistance rL caused by uncorrelated currents in,L and in,gm:  
 ( )2 2 2 2, , , Ln out n gm n Lv i i r= + ⋅    . (6-18) 
6.2.1 Noise of the MOS Input Differential Pair 
Differential folded cascode transconductor contains elements, which are responsible for the majority 
of the amplifier noise. The total noise can be computed as individual transfers for each noise source 
towards the output. In the mathematical analysis, we consider only the white noise, whereas the 1/f 
noise will be analysed by the simulation. 
A schematic view of the input amplifier part is shown in Fig. 6.6. In order to simplify the analysis, we 
use a notation that is shown in Fig. 6.6, grouping the symmetric components (transistors). 
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FIG. 6.6: a) Schematic view of the differential folded cascode used for noise analysis; 
 b) equivalent noise model of the transistor MOS (Fig. 3.8)  
Since the noise current is generated only in the CMOS structure, the gate voltages of input transistors 
MD1, MD2 are set to zero. The circuit of differential folded cascode transconductor (Fig. 6.6) can be 
redrawn into a linearized small signal circuit, which is shown in Fig. 6.7. In this figure the dark current 
sources represent the noise currents of transistors (i.e. represent Eq.(6-17)). 
in,L
1 2- D mv g⋅
Dr
5Di
DrDSrDSr
2Di 1Di 6Di
3Di 7Di 4Di3Dr 7Dr 3Dr
- S mv g⋅ - S mv g⋅ 2 2- D mv g⋅
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FIG. 6.7: Small-signal equivalent circuit of differential folded cascode OTA from Fig. 6.6 a)  
The total output noise in,L results from the transfer of all particular noise sources to the output node. 
We can write a set of nodal equations in the following matrix form:  
3 2 1 5 3 2
7 2 1 7
3 2 2 1 6 4
0
2 2
0
D D DS m m DS D D D D
DS m D DS DS S D D D
m DS D D DS m D D D D
g g g g g g V i i i
g g g g g V i i i
g g g g g g V i i i
+ + − − − − − −⎡ ⎤ ⎡ ⎤ ⎡ ⎤⎢ ⎥ ⎢ ⎥ ⎢ ⎥− − ⋅ + + ⋅ − ⋅ = − − +⎢ ⎥ ⎢ ⎥ ⎢ ⎥⎢ ⎥ ⎢ ⎥ ⎢ ⎥− − + + − − − −⎣ ⎦ ⎣ ⎦ ⎣ ⎦
, (6-19) 
where iD,n are the noise currents (6-17) of relevant transistors. The output current in,L can be found from 
the node voltage vD2 as:  
 ( ), 2 2 6n L D DS m Di v g g i= − ⋅ − + . (6-20) 
The analytic form of in,L resulting form (6-20) can be simplified by imposing: 
 3 7D D D DSg g g g= = = . (6-21) 
This allows us to find a general expression of the total output noise in,L. For convenience and in order 
to provide an expression dealing only with the transconductances gm, we assume that gDS→0. in,L can 
be obtained as the sum of uncorrelated noise currents 2,D xi : 
 2 2 2 2 2 2 2 2, 1 2 7 4 1,2 7 4
1 1 1 1 1
4 4 4 2 4n L D D D D D D D
i i i i i i i i= + + + = + + , (6-22) 
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where the term iD1,2 is the sum of M1-M2 noise currents. This equation shows a meaningful 
contributions of each transistor to the value of total output noise in,L. By considering the output noise 
voltage vn,out = in,L·rL (we neglect the noise provided by the low gm composite load) the equivalent 
input-referred noise vn,in can be derived in following form: 
 
2
2 7 4
,2 7 4
, 2 2 2 2 2
0
1 1
8 8 1 1 12 4
3 3 2 4
mDiff L
mDiff m m L
n out m m
n in B B
mDiff mDiff mDiff
g g g rv g gv k T k T
G g r g g g
⎛ ⎞+ + ⋅⎜ ⎟ ⎛ ⎞⎝ ⎠= = ⋅ = ⋅ + ⋅ +⎜ ⎟⎜ ⎟⋅ ⎝ ⎠
, (6-23) 
where G0 is the differential gain of the amplifier and gmDiff refers to the transconductance of the 
differential pair, Eq.(5-48). In this expression, the last term shows the methodology of the design 
allowing reduction of the input referred noise voltage vn,in: the aim is to make the transconductance of 
differential pair gmDiff large compared to gm7 and gm4. This equation (6-23) also shows the expected 
zero contribution of cascode transistors M5 and M6 and the zero contribution of transistor M3. 
6.2.2 Noise of the Low Transconductance Composite Transistor 
The transistors used in the low-gm composite load (amplifiers from Fig. 5.18 and Fig. 5.23) can also 
contribute to the total input referred noise. In the following, the current noise in,gm and resulting voltage 
drop vn,gm on the low g’m transistor will be investigated. The noise model corresponding to the 
composite load (Fig. 5.9) is drawn in Fig. 6.8, where ROUT is the output resistance of the folded 
cascode stage, defined by Eq. (5-35) (ROUT >> 1/g’m ). 
2Di
3Di 4D
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OUTR
 
FIG. 6.8: Noise model of the low gm composite transistor connected to the output 
resistance of the differential folded cascode (ROUT)  
In order to determine the total noise current in,gm the superposition of uncorrelated noise sources iD1 -
 iD5 can be used. The current generated by the composite load (passing through the resistance ROUT) 
can be written as the inter-nodal transmission from each current source iD1-5 to the load resistance 
ROUT:   
 
( ) ( ) ( ) ( ) ( )
( )
( ) ( )
( )
2 2 22 2 2 2 2
1 3 5 4 5 1 3 2 3 1 42
, 2
1 2 4 3 5
2 2 2 2 2 2 2 2
1 2 4 5 1 2 2 3
2'
,
1
m
D m m D D m m D D m m
n g
OUT m m m m m
D D D D D
OUT m
i g g i i g g i i g g
i
R g g g g g
i i i i i
R g
α α α
⋅ ⋅ + + ⋅ ⋅ + + ⋅ ⋅= =⋅ ⋅ ⋅ + ⋅
+ ⋅ + + ⋅ ⋅ +=
⋅ +
 (6-24) 
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 where for ROUT → ∞, then in,gm→ 0. The values of α1 and α2 refer to gm4/gm3 and gm1/gm5, as defined in 
Eq.(5-23). The noise current iD,x of each transistor can be expressed by transconductance gm,x following 
Eq.(6-17). The resulting noise vn,gm of the low-gm composite load can be written as: 
 
( ) ( ){ }
( )
( ) ( ) ? ( ) ( )
2 2 2 2
1 2 4 5 1 2 2 32
, 2'
' 2 2 2 2
, 1 2 4 5 1 2 2 32'
1 1
8
3 1
8 1and for 1: .
3
m
m
OUT m m m m m
n g B
OUT m
OUT m n g B m m m m m
m
R g g g g g
v k T
R g
R g v k T g g g g g
g
α α α
α α α
< <<
+ ⋅ + + ⋅ ⋅ += ⋅
⋅ +
⎧ ⎫⎪ ⎪⋅ >> ≅ ⋅ + ⋅ + + ⋅ ⋅ +⎨ ⎬⎪ ⎪⎩ ⎭???
 (6-25) 
A last simplification can be done by assuming ROUT >> 1/g’m. To express an approximate value of vn,gm, 
the operating points listed in Tab. 5.7 can be inserted in Eq.(6-25). Consequently, vn,gm add 
28.8 nV/√Hz of the noise voltage. The input-referred noise resulting from (6-25) is therefore 
vn,gm/G0 = 0.28 nV/√Hz. Obviously, this value is negligible as compared to the estimated noise caused 
by the input differential pair (being in the order of nV/√Hz). 
It is interesting to compare the noise of the low-gm transistor (Fig. 6.8) with an equivalent resistor 
having the value 1/g’m (g’m = 20.5 µS, Fig. 6.3). The 40 dB gain of amplifier can be realised with an 
equivalent load resistor rL = 1/20.5 µS generating the noise voltage: 
 2 3 5, '
2 1 4
4 4
m
m mB
n g B
m m m m
g gk Tv k T
g g g g
⎛ ⎞⋅= = ⋅⎜ ⎟⋅ ⋅⎝ ⎠
, (6-26) 
reaching 28.3 nV/√Hz @ 290 K ,which is very close to the value obtained with Eq.(6-25). 
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FIG. 6.9: Simulated (SPICE level-7) input-referred noise voltage (spectral density) of 
both amplifiers: from Fig. 5.18 (type I) and Fig. 5.24 (Type II) 
6.3.3 Noise Characteristic of the Amplifiers 
Results provided by the analysis were used in the design and optimization of the amplifiers presented 
in the previous chapter. Afterwards, the noise characteristics that are displayed in Fig. 6.9 were 
obtained by simulation with SPICE level-7 model. We can see that the simulated white noise reaches 
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approximately 4 nV/√Hz at room temperature for both, type I and type II amplifiers. Such a noise level, 
as well as the low corner frequency ( ~ 10 kHz ), is a very good result for differential amplifiers 
realised in a classical silicon CMOS process. In the design, the corner frequency is primarily related to 
the use of transistors having a large surface W·L as well as to the relatively good quality of the AMS 
0.35 µm CMOS process. 
The simulations were performed for a wide range of temperatures. As we have already noticed, the 
accuracy of models at lower (cryogenic) temperatures is limited and concerning the noise, was not 
verified by the measurements. Nevertheless the simulation can give an idea about the noise 
temperature dependence. In Fig. 6.9 a slight increase of 1/f noise when approaching the cryogenic 
temperatures can be observed. This increase is, however, a common property of the MOS circuits. On 
the contrary, the decrease of white noise is related to the Johnson formula (6-17), which is function of 
temperature. Accordingly, a very low amplifier thermal noise is observed at cryogenic temperature 
(T = 77 K): vn,in = 1.5 nV/√Hz. 
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7.1 Layout of the Differential Amplifiers 
The differential amplifiers designed in the previous chapters have been laid out and fabricated as an 
ASIC (Application Specific Integrated Circuit) with 3×3 µm2 die size. As defined in chapter 4, the 
objective of the design was to develop compact readout electronics, applied to a four-pixel bolometric 
array of detectors. This led us to integrate the following components into the circuit: 
? 4 geometric-ratio fixed-gain amplifiers (Type I amplifier Fig. 5.18);  
? 1 geometric-ratio fixed-gain amplifier (A5) for testing purposes (Type I,  Fig. 5.18); 
? 2 linear temperature-compensated type II amplifiers (Fig. 5.24) with their output buffers  
     (Fig. 5.28); 
? 1 linear temperature-compensated amplifier (type II Fig. 5.24) without output buffer; 
? Circuit described in the following chapter 10: second generation current conveyor CCII-. 
 
FIG. 7.1: Layout of the mask for a simple current mirror (W/L=15 µm/5 µm) 
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The goal of the layout was to achieve good electrical performances of the circuit, from the first 
fabrication’s run. In particular, the high accuracy of the voltage gain or low DC offset voltage of the Type 
II amplifier can be affected by the quality of the layout. Accordingly, the geometric structures 
minimizing the dispersion of process parameters were used.  
7.1.1 Matching of the MOS Transistors  
As it has been mentioned in the previous chapters, good component matching is a general feature of the 
CMOS process. This advantage is widely used in circuits such as the SC (Switched Capacitor) or SI 
(Switched Current) devices. However, good performances can be impaired by a poor layout. A generally 
recommended rule in the design is to use transistors having a large W/L > 1. This was one stimulus 
leading to the design of the low transconductance composite transistor, where all W/L reach acceptable 
values of ≈ (3 − 10).  
In the CMOS, a good uniformity of parameters (e.g. tOX) across the wafer is generally achieved. 
Nevertheless, special layout techniques can improve transistor matching. Consequently, the parameter 
mismatch of properly designed CMOS circuits can be much below 1 %. 
In our design, we strived to provide:  
? perfect matching of all current mirrors, namely in the low-gm circuit; 
? perfect matching of input differentia-pair MOS transistors. 
Besides the mentioned objectives of gain accuracy, the perfect matching of the input differential pair is 
important to provide a low DC offset voltage, important namely for the type II  linear amplifier design. 
7.1.2 Symmetric Layout, Common Centroid Structure 
 Systematic mismatch in CMOS refers to a spatial gradient of the component values. This spatial 
gradient becomes more problematic as component length increase (e.g. see Fig. 5.18, where transistors of 
W = 2500 µm are used).  
 
FIG. 7.2: Geometry of the common centroid layout of the input differential pair; each 
transistor is separated in four isolated devices 
In this case, a technique commonly used is the transistor “compression” into a concentrated area (ideally 
being a square [22]). For this reason the transistor are commonly laid out using multi-gate fingers, 
distributed around some central point. The idea is to design a long device as an array of n parallel 
transistors reducing the length to W/n. An example is shown in a layout of a current mirror Fig. 7.1, 
where two transistors W/L = 15/5 µm are nearly square. 
For long enough devices where n could reach a high value, it is more advisable to disassociate the 
device into several segments and to use the so-called “common centroid” configuration, Fig. 7.2.  
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7.1.3 Layout of the Amplifiers 
The layout of the circuit has been performed in Cadence® environments with AMS 0.35 µm design kit. 
The amplifier cells have been routed on a small surface of approximately 0.1×0.15 µm2. The layout for 
both amplifiers is shown in Fig. 7.3. We can observe that the largest surface is occupied by the input 
differential pair. This is split into four transistors, respecting Fig. 7.2 common centroid configuration.  
 
 
a) b) 
FIG. 7.3: a) Layout of the type I geometric ratio fixed-gain amplifier;  b) type II linear, 
 temperature compensated amplifier 
The fabricated chip containing all integrated components is shown on the microphotography Fig. 7.4. 
The perimeter contains 80 input/output and power supply contacts. We can distinguish five 
geometry-fixed amplifiers on the upper side and three temperature-compensated amplifiers on the left. 
The central and right parts are occupied by the integrated 1.5 MHz active frequency filter and by current 
conveyors CCII-, which will be described in the following chapters. 
7.2 Testing the Amplifiers 
The electrical testing of integrated amplifiers is focused on providing all basic characteristic in wide 
temperature range. The room temperature test follows a routine procedure similar to measurements of 
classical differential amplifiers (e.g. operational amplifier). Characteristics to be measured on both types 
of amplifiers are: 
? DC transfer Vin/Vout characteristic (4.2 K to 400 K); 
? Voltage gain as the function of temperature (4.2 K to 400 K); 
? Dispersion of the voltage gain for several amplifiers (room temperature T = 296 K); 
? Variation of the voltage gain versus VDD and IB bias (T = 296 K); 
?  Large signal common-mode amplification (T = 296 K) ; 
? AC response (T = 77 K and 296 K); 
? Input-referred noise spectral density (T = 77 K and 296 K). 
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FIG. 7.4: Microphotography of fabricated chip on 3×3 mm 2 surface 
7.2.1 Test Facility  
The tests of the amplifiers were performed in the department on Nanoscience and Cryogenic of 
the “Commissariat à l’Energie Atomique” situated in Grenoble, and in L2E, laboratory of Paris 6 
University. In the test, we utilized very high accuracy equipments, such as the Keithley nanovoltmeter 
(model 2182), femto-amper current generator (model 2240), vector analyzer Agilent/ Hewlett-Packard 
etc. The using of the high-performance instruments together with optimized testing circuit is essential 
and allows us to presents very high accuracy results. 
During the testing, the principal objective was to verify the basic amplifier function and particularly the 
accordance with the parameters being originally intended by the design. To provide a correct testing, we 
strive to operate the circuit in ideal conditions. This is why we have developed a testing PCB card Fig. 
7.6, including circuits as regulated low noise symmetrical power supply, adjustable bias current sources, 
input/output high frequency unity voltage buffers, and other test components. Another purpose of this 
card was to facilitate the measurements by providing a simple and reconfigurable support, allowing 
access to all integrated blocks in the ASIC.  
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FIG. 7.5: Different configuration used for AC and DC testing of amplifiers 
The set-up shown in Fig. 7.5 is a simple way allowing operating the amplifiers in almost ideal conditions 
and thus avoiding all effects susceptible to perturb the measurements. In this figure, the input/output of 
the amplifier under test are buffered by high frequency unity gain voltage buffers realized by AD 8045 
operational amplifiers. These buffers ensure high driving capability and low input capacitance at the 
output. The buffers are bypassed for the DC tests, in order to avoid potential offset introduced by the 
OAs.  
Obviously, the developed PCB card Fig. 7.6 is intended only to provide tests at room temperature. To 
provide cryogenic tests, a simple support, allowing the connections of vital signals to the Fig. 7.6 PCB 
was developed. The cryogenic measurements were done within a wide temperature range (4.2 K to 
390 K), where the integrated circuit was placed in the regulated vacuum calorimeter, immersed in liquid 
helium (T = 4.2K) or in He vapour. However, the conditions were not ideal (e.g. we used long wires) and 
some measurements were influenced by parasitic signals (particularly the noise measurements at 
T = 77 K), as shown in Fig. 7.5. As we show later, the measurements comparing the room temperature 
(~ideal) and cryogenic characterization show, a good accordance. 
 
 
FIG. 7.6: Testing board for room temperature test 
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  In order to eliminate the noise in the power supply lines, the amplifiers are supplied by symmetrical 
regulated power supply equipped by the low-pass frequency filters with the cut-off frequency in order of 
several hertz, Fig. 7.7. These low pas filters (see Fig. 9.2 and  Fig. 9.3 for details) was realised with high 
driving capability low-noise amplifiers. In the following, the chip soldered on Fig. 7.5 test card is named 
as Chip 1 and the ASIC mounted on the cryostat support as Chip 2. 
S
ym
etric out
 
FIG. 7.7: Symmetrical regulated power supply with low-pas frequency filters reducing the 
noise level in the power lines 
7.3 Type I Geometry-Fixed Gain Amplifier 
7.3.1 DC characteristics (room temperature)  
  Our first comment concern the measured DC transfer characteristics, Fig. 7.6 (provided by the of the 
reference amplifier, further labelled A5) and their comparison with the simulated results. The voltage 
gain was extracted as the derive of the characteristics around the zero input voltage: 
G0 = 39.84 dB@296K. 
This result demonstrates that the main objective of our design, i.e. high accuracy of the voltage gain has 
been reached. The characteristics fit well with simulated results. The high accuracy was confirmed by 
measurements of all five Type I amplifiers. We can find the gain to be in the targeted range (the reference 
amplifier on chip 2 is labelled A5_2): 
TAB: 7.1: VOLTAGE GAIN OF MEASURED  AMPLIFIERS (A5_2 REFERS TO CHIP 2) 
AMPLIFIER GAIN [dB] 
A5 39.84 
A5_2 39.75 
A1 40.10 
A2 39.62 
A3 39.52 
A4 39.85 
AVG 39.78 
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FIG. 7.8: DC Vin/Vout voltage transfer 
characteristic compared with simulation on 
BSIM 3 model 
FIG. 7.9: DC Vin/Vout voltage transfer 
characteristic for all five amplifiers. 
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FIG. 7.10: Voltage gain for various VDD voltages FIG. 7.11: Voltage gain as a function of bias 
current. VDD=5V 
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FIG. 7.12: Common mode amplification and 
CMRR 
FIG. 7.13: DC output voltage for various IBias 
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The table 7.1 shows very good matching of the amplifiers parameters. However, Fig. 7.7 shows that the 
DC offset varies from one amplifier to the other. This was considered in the 5th chapter where the DC 
operating point was described as a function of absolute parameters, such as VTH or KP (sub-
section 5.5.1). This is accentuated by the fact, that the bias transistor MB1 is shared between A1-A4 which 
causes less advantageous matching of A1-A5 amplifiers (i.e. current IL varies). This is why the amplifier 
A5 was integrated as the reference amplifier, containing its own MB1 transistor. On this account, this 
amplifier exhibits the best agreement with simulated results.   
Fig. 7.10 and Fig 7.10 show the dependence between the voltage gain and the DC bias (voltage VDD and 
bias current IB). Here, a very good stability of the voltage gain can be observed (0.05 dB variation 
between 2.3 - 2.8 V).  
An important characteristic is shown in Fig. 7.12, where the Vout has been plotted as function of the input 
common mode voltage. This shows the dynamic range limited by approx. +0.4 V. The common mode 
voltage can thus be as high as ± 1 V, when referring the input signal to -1 V, for example. The 
characteristic shows also the DC CMRR as the function of common mode voltage, reaching ~50 dB, 
which is a good value (note that CMRR of conventional OpAmps, usually reaches higher values due to 
their inherently higher gain). 
7.3.2 AC Performances of the 1st Amplifier (room temperature) 
The AC performances concern primarily the amplifier bandwidth and input referred noise. These tests 
were realised with a low capacitive load, approximately 5 pF (Fig. 7.5 configuration).  
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FIG. 7.14: Amplifier frequency response (A5) FIG. 7.15: Input-referred noise spectral density 
The AC characteristic Fig. 7.14 was measured with input power -40 dBm @ 50 Ω. The resulting 
bandwidth is 10MHz. This is a very important result allowing to justify the advantages of the feedback 
free architecture: such a cut-off frequency has been achieved with only 2 mA of supply current. In terms 
of classical operational amplifier design, this corresponds to 1 GHz of gain-bandwidth product (GBW) 
for unity gain stable OA (see chapter 4). Such parameters of OA (high GBW and low quiescence 
current) are difficult to achieve even with bipolar technology. 
 Above the cut-off frequency, the AC characteristic exhibits a slope of -60 dB/dec, whereas the 
simulated characteristic shown in Fig. 5.20 shows a slope of -40dB/dec only. As shown in 
sub-section 5.7.1, the supplementary pole is caused by the high output impedance of voltage buffer. The 
noise voltage has been measured in two frequency ranges: 5 Hz - 100 kHz and 10 kHz - 10 MHz. The 
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corner frequency is around 100 kHz having a noise floor (white noise) of approx. 5.5 nV/√Hz. Such 
noise level is also a very good result, when compared to conventional CMOS amplifiers.  
7.3.3 Wide Temperature Range Measurements 
The wide temperature range measurements have been provided with the 2nd integrated chip mounted on 
a support, designed to be placed inside the cryostat. We have performed the detailed measurements of 
DC transfer characteristics within the temperature range from 400 K down to liquid helium (4.2 K). This 
measurement allows to explore the basic amplifier characteristics, namely the temperature variation of 
the voltage gain. 
 Several representative DC characteristics are shown in Fig. 7.14. Here, we can see that the amplifier 
operates down to T ≈ 23 K, where it approaches saturation causing abrupt decrease of the gain.  
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FIG. 7.16: DC characteristic for various 
temperatures 
FIG. 7.17: Temperature function of voltage gain 
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FIG. 7.18: Frequency response for Chip 1 and 2 for 
room temperature and Chip 2 for T = 77 K  
FIG. 7.19: Input-referred noise for T = 77 K. 
The peaks reflect the environmental noise  
 
The temperature characteristic for the voltage gain flattens out around room temperature and cryogenic 
temperatures. The difference between both areas is about 1 dB. The curve (Fig. 7.16) is a universal 
(calibration) curve, verified by various measurements on two samples of integrated amplifiers. This 
characteristic shows that the amplifiers comply with the requirement and can be used for both, room - 
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and cryogenic temperatures. The power consumption remains almost constant for all temperatures 
( ≈ 2 mA). 
Fig. 7.18 shows three frequency characteristics: the characteristic shown in Fig. 7.14 (chip 1 at  
T = 290 K) and the characteristic measured with the cryostat support at room and cryogenic 
temperatures.  
The AC characteristic at T = 77 K shows an increase of the bandwidth from 10MHz to 17MHz. This 
effect has been explained in the 6th chapter, where the dominant pole is shifted to  ≈ (gmL(77K)/C). This is 
due to increasing transconductance at lower temperatures. On the contrary, the noise measurements at 
77 K have been influenced by non-ideal connections which would allow parasitic signals to interfere 
with the useful signals (see Fig. 7.5). However, the noise floor can be extrapolated from characteristic 
Fig. 7.19 to be as low as 2 nV/√Hz.  
7.4 Type II Temperature-Compensated Linear Amplifier 
The measurement of DC Characteristics (performed in the same conditions as Type I amplifier 
measurements), aims to demonstrate the large signal linearity and temperature compensation of the 
voltage gain.  
The first characteristic shown in Fig. 7.20 is the DC transfer Vin/Vout,  measured on the integrated 
amplifier without output buffer (labelled as A3 in this paragraph). This figure also compares the simulated 
characteristic obtained with SPICE level-7 model. Here, we can see that the characteristic is linear for a 
wide input voltage range with constant voltage gain being close to 40 dB.     
This DC transfer characteristic allows to extract the voltage gain as the derive dVout/dVin.  This voltage 
gain is 39.3 dB for a supply voltage VDD = 5V.  Such accuracy is achieved thanks to the accuracy of the 
technological parameters (KP,VTH) and design exhibiting the low sensitivity functions of the voltage gain 
(Tab. 5.5). Tab. 7.2 shows a very good reproducibility of this voltage gain even between two different 
chips of the integrated amplifier.  
TAB: 7.2: MEASURED GAIN FOR THREE FABRICATED TEMPERATURE-COMPENSATED 
AMPLIFIERS AT T = 296 K, (A3 – REFERENCE AMPLIFIER WITHOUT OUTPUT BUFFER) 
AMPLIFIER GAIN [dB] 
A_3 39.3 
A1 39.29 
A3_2 39.26 
As shown in sub-section 5.6.4, amplifier properties can be controlled via the supply voltage VDD and the 
bias current IB. Accordingly, an increase of the voltage gain caused by decreasing VDD voltage can be 
observed, in conformity with Eq. (5-64). The voltage gain as a function of bias (VDD and IB) has been 
plotted thanks to various measurements and is shown in Fig. 7.22 and Fig. 7.23.   
The characteristics of Fig. 7.20 to Fig. 7.23 were obtained by measurements on the amplifier A3 having 
no integrated output buffer (Fig. 5.28). This would avoid an eventual distortion and DC offset caused by 
the output buffer. The characteristics of the amplifier with voltage buffer are shown in Fig. 7.24 and 
Fig. 7.25, for several load resistances. In these characteristics we can notice: 1) the relatively low driving 
capability of the output buffer, 2) a distortion appearing close to the negative VDD (corresponding to 
simulation Fig. 5.29), and 3) very good linearity of the voltage buffer. The low driving capability is 
caused by the quiescence current of Mo1 and Mo2, which has been designed very low, in order to reduce 
the power dissipation. In chapter 10, the realisation of an CCII- based on architecture identical with 
employed voltage buffer will be presented, reaching +/- 20mA of output current. 
te
l-0
04
17
83
8,
 v
er
sio
n 
1 
- 1
7 
Se
p 
20
09
CHAPTER 7: 
III Design of integrated CMOS differential amplifiers 123
 
-2
-1
0
1
2
-0.03 -0.02 -0.01 0 0.01 0.02 0.03
10
20
30
40
50
out
in dB
dV
dV
-2
-1
0
1
2
-0.03 -0.02 -0.01 0 0.01 0.02 0.03
 
FIG. 7.20: DC Vin/Vout characteristic of type II 
amplifier with no output buffer (A2_3)   
FIG. 7.21: DC Vin/Vout characteristic of A2_3  
for various VDD voltages. 
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FIG. 7.22: Voltage gain as function of IB and VDD. 
 
FIG. 7.23: Voltage gain as a function of VDD. 
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FIG. 7.24: DC Vin/Vout characteristic of amplifier with 
integrated output buffer for various load resistances 
FIG. 7.25: Common  mode gain of amplifier 
with integrated OB, loaded by 10KΩ resistance 
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7.4.2 AC Performances of 2nd Amplifier (room temperature) 
The frequency response of the Type II amplifier was measured for various VDD voltages: 5 V, 4.2 V, and 
4 V, in order to demonstrate equation (5-64). Measured characteristics are plotted in Fig. 7.26, where the 
dominant pole is located approximately at f = 4 MHz, followed by a triple pole at f = 20 MHz. This triple 
pole is caused by the amplifier load capacitance and frequency characteristic of the output buffer. The 
measured white noise is comparable to the previous type I amplifier, whereas the corner frequency 
slightly decreases (Fig. 7.27, Fig. 7.15).  
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FIG. 7.26: AC response plotted for various VDD 
voltages 
FIG. 7.27: Input-referred noise voltage spectral 
density 
7.4.3 Cryogenic measurements of Type II amplifier 
The cryogenic measurements confirm the good, wide linear DC operation of the integrated type II 
amplifier down to 40 K. As explained in chapter 5, the gain temperature characteristic G0( T ) can be 
controlled via the voltage VDD. The fact that Eq.(5-66) depends on VDD provides an interesting way to 
control and balance the thermal G0(T) characteristic. Indeed, the gain computed from Eq.(5-66) exhibits a 
better flatness in the 270 to 380 K range for VDD = 5 V (Fig. 7.28) than for VDD = 4 V (Fig. 7.28). 
However, the global performances of the circuit in the 77 K to 380 K temperature range are better at VDD 
= 4.4 V (0.9 dB gain variation within the whole 390 to 77 K temperature range as compared to 2.2 dB 
gain error at VDD = 4.4 V).  
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FIG. 7.28: DC Vin/Vout characteristic for various 
temperatures at VDD =  5 V. 
FIG. 7.29: DC Vin/Vout characteristic for various 
temperatures at VDD = 4 V. 
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FIG. 7.30: Temperature functions of the voltage 
gain for three VDD voltages. 
FIG. 7.31: Matching between Chip 1 (Fig. 7.5) 
and cryostat mounted Chip 2 
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FIG. 7.32: AC response at VDD = 4 V FIG. 7.33: AC response at VDD =  4.4 V 
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FIG. 7.34: AC response at VDD=5 V FIG. 7.35: Input referenced noise voltage spectral 
density at T = 77 K 
 
te
l-0
04
17
83
8,
 v
er
sio
n 
1 
- 1
7 
Se
p 
20
09
RESULTS ON INTEGRATED CMOS 0.35 μm AMPLIFIERS  
 
III Design of integrated CMOS differential amplifiers 126
This was also confirmed by the AC measurements, where the voltage gain in the 4.2 K to 390 K 
temperature range (Fig. 7.30), exhibits also the agreement with Eq.(5-66), namely around 300 K and 
77 K, where the parameters x and αTH were experimentally determined (Section 5.1).   For VDD = 5V, the 
measured gain remains constant around room and cryogenic temperatures (dashed lines in Fig. 7.28 and 
Fig. 7.29).  
The characteristic from Fig. 7.28 demonstrate the principle of voltage gain temperature compensation, 
using the hybrid voltage vs. current biasing, allowing the control of G0(T ) via the VDD voltage. 
  However, some deviation from Eq.(5-66) could be noticed around T = 100 K, where the characteristic 
reaches a local extremum. This deformation is quite similar to effect in Fig. 7.17, although the gain is 
fixed here by rather different principle. This can be attributed to two following effects: 
i) the increase of the steady state current of M2 in the low transconductance composite transistor,  
ii) and (more probably) simplification in (5-1), where parameters x and αTH have been considered 
constant through the whole temperature range [81]  
In order to properly validate the G0(T,VDD), the measurements were provided on two different amplifiers 
(on chip 2). The AC characteristic (for VDD = 4 V, 4.4 V and 5 V), measured at room temperature and at 
77 K also proves the principle of temperature compensation used in the type II differential amplifier – 
chip 2. In fact, the good accuracy of G0 at T = 77 K and T = 290 K is evident, as the coefficient x was 
determined from the measurements at 77 K and 296 K. Therefore, further temperature characterisation of 
AMS 0.35 µm process provided at intermediate temperatures can be done in order to improve the model 
Eq.(5-5) and optimize the temperature characteristic.  
The temperature range of the amplifier is limited at T = 40 K by excessive shifts of the operating point 
(see Fig. 7.27 dashed line). This dynamic range (and therefore temperature range) can be extended by 
referencing the signal to a lower voltage (approx. -1 V)  
7.5 Summary of Achieved Results 
The measurements performed on both integrated amplifiers are in very good agreement with theoretical 
results and with required parameters. We have achieved in particular:  
? HIGH ACCURACY OF THE GAIN; 
? WIDE BANDWIDTH OPERATION WITH LOW QUIESCENCE SUPPLY CURRENT; 
? WIDE TEMPERATURE OPERATING RANGE 40 K TO 400 K; 
? LOW NOISE INPUT VOLTAGE. 
Even though good performances are evident from the presented characteristic, a weak point appears to 
be the output voltage buffer. In order to achieve high bandwidth, the output of the amplifiers has to be 
loaded by very low capacitances. This is due to the high output resistances of the voltage buffers. 
Moreover: 
• in the 1st amplifier design, the large transistor of output buffer (MO) creates a dominant 
capacitance in the high impedance node and limits the bandwidth (10MHz measured – 30MHz 
simulated at T = 290 K); 
• in the 2nd type of amplifier, the voltage buffer Fig. 5.28 exhibits an important increase of power 
consumption at low temperatures: 1.3 mA with no output buffer (OB) and 3 mA with OB at 290 K, 
whereas at 77 K the bias current is 11mA@2.5V (or 9mA@2.0V). This was explained in the sub-
section 5.7.2, as a result of the self-biasing of MO1, MO2 (Fig. 5.28). We can now summarize the 
basic properties of both amplifiers in the following table 7.3: 
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TAB.7.3: BASIC MEASURED FEATURES OF THE AMPLIFIERS.  
MEASURED PARAMETERS TYPE I AMPLIFIER TYPE II AMPLIFIER 
Operating supply voltage 4.1 V to 5.5 V 3.6 V to 5.5 V 
Quiescent current 2.1 mA 1.3 mA1 
– 3 dB bandwidth (T = 290 K) 10 MHz (GBW=1GHZ) 4 MHz     at VDD = 5 V 
– 3 dB bandwidth (T = 77 K) 17 MHz (GBW=1.7GHZ) 10 MHz   at VDD = 5 V 
Input noise (T = 290 K) 5 nV/Hz½ 5 nV/Hz½ 
Input noise (T = 77 K) 2 nV/Hz½ 3 nV/Hz½ 
Gain G0  (T = 290 K) 39.85 dB 39.3 dB    at VDD = 5 V 
Δ Gain 270 K − 390 K – 0.12 dB – 0.5 dB   at VDD = 4 V 
Gain error (at T = 77 K) – 1.2 dB – 1.3 dB   at VDD = 4 V 
Input offset voltage - 500 µV 
SR (V/µs) 25 100 
THD2 (Vout = 0.3 Vpp) 1 % 0.03 % 
1 the output buffer consumption was not included,  
 2Tot. harm. distortion 
7.5.1 Comparison with the State-of-the-Art 
The basic features summarized in the previous table can be compared with the technological state-of-
the-art, for instance [93]. However, in conformity with the definition of fixed gain amplifier (as provided 
in chapter 4, Fig. 4.10), the comparison can be vague such as this configuration is not commonly 
employed in practice. Moreover, the required cryogenic operation limits the family of eligible candidates, 
which can be used for the comparison (see [63], where the cryogenic performances of industrial 
amplifiers are demonstrated). However, the performances of our feedback-free amplifiers should be 
compared with the following devices: 
TAB 7.4: MAIN FEAUTURES OF SEVERAL DIFFERENTIAL AMPLIFIERS SELECTED FOR COMPARISON [90] 
Type 
 
Configuration 
 
GBW 
[MHz] 
SR 
[µV/s] 
VDD 
[V] 
Iq 
[mA] 
Input noise 
nV/√Hz 
Other 
 
AD8045 OA Bipolar1 1000 1350 3.3 - 12 19  × 32 3  
LTC6401-20 Fixed gain 20dB+/-0,6dB Bipolar 1300 4500 2,85-3,5 50 × 3 2,1 Rin=200Ω 
LT1226 OA  Bipolar 1000 400 5-36 7 × 3 2,6 25dB stable2
OPA699 OA Bipolar 1000 1400 5-12 22,5 × 3 4,1 12dB stable 
OPA2354 OA CMOS1 250 150 2,7-5,5 7,5 × 3 6,5  
INA2331 Instrumentation4 CMOS 50 5 2,5-5,5 0,5 46  
INA103 Instrumentation BIPOLAR 80 15 9-25 9 1  
1 Operational amplifier based on bipolar or CMOS technology,  
2 term×3 represent that three  OA have to be used to realise the high impedance differential input  
3 frequency compensated for this gain  
4 Instrumentation amplifier 
? Variable gain amplifiers (VGA) (e.g. [71], [72], [73]) ; 
? Instrumentation amplifiers [83]; 
? Operational amplifier (OA) [83]. 
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As shown in chapter 4, to realize an amplifier with bandwidth 10 MHz and gain 40 dB, a 1 GHz GBW 
product unity stable OA, or non compensated OA (with lower GBW), is required. In general, operational 
amplifiers with such bandwidth are commercially available in bipolar technology, having the quiescent 
supply current substantially larger than 10mA. Moreover, in order to realize high impedance differential 
inputs, three (or two) amplifiers are needed (see Fig. 4.9 b, this is included in Tab. 7.4 by term × 3). In 
addition, the noise properties of bipolar versus CMOS are difficult to compare, as they are targeted to 
different applications (i.e. generally bipolar or JFET technology have lower fc, but higher current noise). 
Nevertheless, we selected a representative group of amplifiers in Tab. 7.4, for comparison with 
parameters shown in previous Tab. 7.3, summarizing the performances of our CMOS integrated 
differential fixed gain amplifiers. These tables allows the reader to evaluate our achieved results. 
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Conclusion of part III 
In this part III, we have reported new structures and principles for the design and integration of 
feedback-free fixed-gain CMOS differential amplifiers. The main objective of the design was to comply 
with the requirements provided in part II (section 4.6), where the feedback-free amplifier was defined as 
optimal with respect to the high frequency bandwidth, low noise & power consumption operations. The 
feedback-free architecture is also advantageous as they attain very high input impedance. The amplifiers 
are intended to operate in extreme conditions: in a temperature ranging at least from 77 K to 390 K.   
These requirements incited us to design a new structure, called low-gm composite transistor presented in 
sub-section 5.3.4. This structure allows to simulate an transistor with geometry being difficult to realize 
with accurate, middle size MOS transistors; this is a feature essentials with regard to the gain accuracy. 
The low-gm transistor was consequently utilized in the design of two amplifiers: 
 
? Type I amplifier having the gain fixed by the high accuracy transistor geometric matching,  
? Type II widely-linear amplifier based on the temperature compensation of transistor parameters 
 
During the design, we have performed deep analysis, in order to optimize the amplifier parameters, 
namely the above mentioned gain accuracy, temperature behaviour and noise or frequency bandwidth. 
Basic analyse and design were reported in chapter 5, whereas the deeper analysis was presented in 
chapter 6. During the layout in 0.35 µm CMOS process and presented in the chapter 7, we respected the 
rules of high accuracy circuit design, what also positively affected the performances of the circuits.  
The results obtained by the measurements exhibit very good agreement with required parameters for 
both, ambient and cryogenic temperatures (down to T = 40 K). In particular, a high bandwidth, low 
input-referred noise, high gain accuracy and low power consumption was obtained (see details provided 
in chapter 7 and summarized in Tab. 7.3). These parameters with relatively small final die size (≈ 150 × 
200 μm), render the amplifiers interesting as a versatile analog blocks in VLSI design, or as a discrete 
integrated circuit. 
The comparison of performances (with examples of parameters listed in Tab. 7.4), shows that the circuits 
are very competitive with the state-of-the-art, and that they fully comply to required parameters for high 
performance readout electronics dedicated to the developments of new generations of THz detectors. 
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In the fourth section, we introduce the concept of continuous-time frequency filters, allowing an 
extension of their frequency and dynamic ranges. The objectives of the work are defined in chapter 8.2, 
followed by an introduction of basic design techniques. Chapter 9 deals with the cascade 2nd order 
low-pas sections. The causes of the decreased stopband attenuation are explained in order to be 
avoided in the design of two innovate structures: type II Sallen-Key and current-mode based low pass 
biquadratic sections. These sections allow a considerable increase of the stopband attenuation and 
achievable cut-off frequency. In the last chapter, a design of a high performance integrated CMOS 
current conveyor CCII will be presented. In this design, we primarily wish to reach a very low 
impedance of the voltage follower at MHz frequencies. 
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8.1 Frequency Filters in the Amplification Chain 
Frequency filters are elementary active blocks used in analog signal processing and intended to 
modify the spectral distribution of signals. The filters are characterised by the linear (power, voltage, 
current) AC transfer function allowing the separation of two or more spectral regions. The example in 
Fig. 8.1 shows the waveform obtained from the superposition of an observed signal (1 MHz) in the 
presence of a spurious signal at the 10 MHz carrier frequency. 
-1
0
1
0 1x10-6 2x10-6 3x10-6 4x10-6 5x10-6
0
0.2
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a) b) 
FIG. 8.1: a) The superposition of two harmonic electrical signals and noise viewed in the 
time domain  b) the spectral (amplitude) representation of the signals  
This case illustrates a common situation encountered in many electrical systems where the frequency 
filters can be used in order to separate the investigated signal and increase the signal-to-noise ratio 
(SNR) [94], [95].  
The frequency filters split the spectrum into two regions, the pass-band, where the signals are 
unaffected, and the stop-band, where the signals are rejected. Fig. 8.2 shows four basic types of filters. 
8 DESIGN OF ACTIVE FREQUENCY FILTERS 8.1 FREQUENCY FILTERS IN THE AMPLIFICATION CHAIN..........131 
8.2 SCOPE OF THE WORK ..............................................................132 
8.3 DESIGN APPROACHES TO ACTIVE FREQUENCY FILTERS .....134 
8.3.1 Approximation of Transfer Function .................................134 
8.3.1 Design of Passive RLC Ladder Filters...............................135 
8.3.2 Active Simulation of Passive RLC Filters .........................136 
8.3.3 Cascade Synthesis of Frequency Filters ............................139 
8.4 IMPERFECTIONS OF FREQUENCY FILTERS.............................140 
8.5 DIGITALLY CONTROLLED ANALOG FILTERING SYSTEMS ...141 
8.5.1 Structure of the Universal Analog Frequency Filter ..........141 
8.5.2 Electrical Design of Filter Blocks......................................142 
8.5.3 Control Software of Frequency Filter ................................143 
8.5.4 Realisation of the Instrument and Conclusion ...................145 
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These four basic filter types are noted as follows:  low-pass (LP), high-pass (HP), band-pass (BP) and 
bandreject (BR), which is sometimes referred to as notch-filter.  
 
 
FIG. 8.2: Different types of transfer functions specifications: a) low-pass, b) high-pass, c) 
band-pass, d) bandreject filter 
In the process of frequency filter designing, the aim is to realize the transfer function of the filters by 
means of an electric circuit. The development of such electric circuits represents an important domain 
of signal processing and has been pursued throughout the history of electronics. We will focus on the 
area of continuous time active frequency filters, where specific methods allowing to improve their high 
frequency behaviour will be developed. 
In the following theoretical introduction, we will briefly introduce two basic principles of the active 
filters synthesis, namely the active simulation of RLC ladder network and cascade synthesis. As an 
example of the importance of analog signal processing, a system will be presented of versatile analog 
frequency filter which has been developed within the framework of the project related to this thesis 
8.2 Scope of the Work 
The present-day conventional integrated technologies (CMOS, bipolar) facilitate the design of 
frequency filters within the range of up to MHz frequencies. At present, however, higher frequencies 
can be reached only by means of the application of special technologies like allied semiconductors. 
These techniques hamper the high density integration of electronic circuits; therefore, one of the 
central and currently desirable aims in this respect is to increase the limits of frequency filters built on 
the classic integrated technologies.. 
The maximum achievable range of active frequency filters is primarily limited by the frequency at 
which the behaviour of active elements differs from the function assigned in the initial design. In order 
to enhance the operational frequency range, the natural approach is often utilized of using higher 
frequency active devices. Nevertheless, it is also notable that the influences of active elements are 
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different for different electrical realisations of filters. The research into these parasitic effects would 
allow us to define certain rules of design whose application could support further extension of the 
available frequency range of conventional active frequency filters.  
Thus, the investigation of new methods and structures allowing a increase of maximal available cut-
off frequency of the standard cascade active frequency filters will constitute the focal point of the 
following sections of this thesis. 
  The real performances of the biquadratic (2nd order) blocks used for the cascade filter synthesis show 
generally two kinds of degradation: firstly, there is the aspect of an undesired shift of their cut-off 
frequency (Ωn) and quality factor (Qn), and, secondly, there occurs the appearance of parasitic zero in 
the transfer function. Both of these types are principally caused by the degraded performances of 
active elements (such as operational amplifier) and they limit the practicable frequency range. In this 
respect, however, it is necessary to point out that the presence of parasitic zeros limits this frequency 
range by the increased transfer in the stop-band area. 
 Different techniques of preventing the variation of Ωn and Qn have been widely discussed in scientific 
reports (for example, the issue of providing some compensation by means of the predistortion 
technique). This type of compensation can be easily performed using conventional design software. 
However, predistortion can not improve the attenuation in the stop band area, the main reason for this 
being the fact that the degradation of the active element is usually rather more important and can not 
be easily compensated for.  
In the text sections following the above-described analysis, namely in chapter 9, we would like to 
investigate the origins of the degradation in stop band characteristics for the low-pass biquadratic 
sections SAB (single amplifier biquad). This investigation will result in analytical explications 
allowing us to classify the main causes of transfer increase in the considered area. On the basis of 
these analyses, we will define certain rules which will be further applied in the process of designing 
two new active structures. The structures are as follows: 
i) The improved low pass Sallen-Key biquadratic section with increased suppression in the stop-
band (labelled as type II Sallen-Key filter).   
ii) The current mode low pass biquadratic section without transmission zeros in the stopband. In 
the absence of parasitic zeros, all spurious transfers occurring above the cut-off frequency may 
theoretically be avoided.  
These two new active structures may constitute an alternative way in the traditional electronic circuit 
design, where a considerable extension of the available frequency range can be realised even by means 
of the conventional low frequency active elements (low cost, low power consumption). These two 
concepts will be verified by the help of simulation and experimental measurements. As an example, 
the practical realisation of a 10MHz cut-off frequency filter with high attenuation will be shown.   
In chapter 10, the second generation current conveyor CCII- in a 0.35µm CMOS will be designed in 
order to experimentally validate the biquadratic section proposed in chapter 9. During the process of 
designing, special attention will be paid to the high frequency performances, mainly to the low value 
of voltage buffer output impedance. The design approach has allowed us to obtain very low impedance 
of X voltage output port, which was verified by the measurements on the fabricated sample (~2 Ω 
constant up to MHz frequencies). 
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8.3 Design Approaches to Active Frequency Filters 
Various technologies may be utilized for the design of frequency filters. For instance, in this respect 
we can refer to filters based on mechanical resonances [96] (ceramic resonators, Quartz, Surface Wave 
filters and others), microwave filters based on the simulation of lumped elements network by 
transmission lines [97],[98] or to the technology which stands in the centre of our interest, namely  
frequency filters based on active elements (active filters). In this case, the scale of realisations is very 
large and comprises many different techniques. In the following text, a theoretical overview of two 
most widely applied design techniques will be presented. The two approaches we would like to focus 
on are: 
 
? A synthesis based on the simulation of RLC ladder prototype 
? A cascade synthesis based on the 1st and 2nd order sections  
 
Before presenting these two techniques, the formalism currently used for the AC description of filters 
will be presented.  
8.3.1 Approximation of Transfer Function 
In order to describe the AC behaviour of a frequency filter, we need to express mathematically the 
AC frequency transfer. In Fig. 8.2 we have already seen the ideal (rectangular) plots enclosing the AC 
transfer characteristic by virtue of parameters like the cut-off frequency ωc, (ω0 for BP and BR), band 
pass ripple -Δ|N|max, and attenuation |N|min. The approximations describe the AC transfers in order to 
satisfy the Fig. 8.2 plots. In linear electric circuits, we describe the AC transfer by the rational function 
N(s) of the complex variable jω or the Laplace operator “s”: 
 
2
0 1 2
2
0 1 2
......( )( )
( ) ......
m
m
n
n
b b s b s b sss
s a a s a s a s
BN
A
+ ⋅ + ⋅ + + ⋅= = + ⋅ + ⋅ + + ⋅ , (8-1) 
  
where B(s) and A(s) are the nominator and the denominator of the transfer function. This transfer 
function can be expressed by the magnitude of transfer (absolute value) and its phase:  
 ( )( ) ( )( ) 20 log arg
( ) ( )dB
j jand
j j
ω ωω ϕ ωω ω
⎛ ⎞ ⎛ ⎞= ⋅ =⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎝ ⎠⎝ ⎠
B BN
A A
, (8-2) 
which is used in the graphical interpretation called Bode plot. The coefficients in Eq.(8-1) are 
determined by an approximation of the ideal transfer characteristic. The ideal transfer characteristic is 
a rectangular characteristic with no pass-band, and infinite stop-band attenuation, and net transition 
between these two areas. The approximation type and order result from the required filter properties, 
for example passband ripple, phase linearity, or the parameters of Fig. 8.2 [94],[95].   
The roll-off rate (sharpness of the transition) is given by order m of the transfer function. For LP and 
HP filters, the roll-off rate reaches (20·m) dB/decade, whereas BP and BR transfers reach only (10·m) 
/decade (m/2 zeros are placed in the origin of the complex plane, which results in a reduced roll-off 
rate). However, for the given order m, different types of approximation show different transition rates 
in the proximity of the cut-off frequency.  
The mathematical solution of approximation is a relatively complex problem which is mostly based 
on operations using the squared transfer function |N(jω)|2 defined as [94]: 
 2( ) ( ) ( )j j jϖ ϖ ϖ= ⋅ −N N N . (8-3) 
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Its application allows us to avoid operations with complex numbers, which disappear in the squared 
terms N(jω). The amplitude squared transfer function of a 2-port filter network is usually defined as: 
 2 2 2
1( )
1 ( )n
j
F
ϖ ε= + ΩN , (8-4) 
where ε is the passband ripple constant, Fn is the characteristic function of approximation, and Ω is 
the frequency variable. In practice, the most frequently used approximations are the maximally flat 
Butterworth approximations, where ε  = Fn = 1, and the Chebyshev approximations with equal ripple 
characteristic, where the constants ε and Fn can be arbitrarily chosen. More details on the 
approximation techniques can be found in related sources [94],[99]. In the following text we will 
present the methods allowing us to implement these approximations by means of using the electric 
circuits 
8.3.1 Design of Passive RLC Ladder Filters 
The passive RLC network is an important structure in the frequency filter design as it can be easily 
transformed in other realisations like the active circuit or the microwave planar structure. We use the 
normalized LPn prototype in the T (Fig. 8.3 a) or Π (Fig. 8.3 b) forms. Here, normalisation means that 
the values of the filter components are designed for the cut-off frequency Ω0 = 1 rad/sec and terminal 
resistances rn1 = rn2 = 1 Ω.. The reactive part (L - C network) is generally considered as lossless, which 
denotes that ideal building components are required. The poles of such network are distributed only on 
the imaginary axis of the complex plane. In the final circuit, attenuation is obtained by the power 
dissipation in the terminal resistances rn1,rn2.  
" "T
" "Π
 
FIG. 8.3: Normalised prototypes of the LP ladder filter (ω=1 rad/sec, rn=1 Ω)  
a) T and b) Π  
The component values of the LPn prototypes are widely available in catalogues of approximation or, 
alternatively, can be obtained by means of the design software. The double ended RLC prototypes are 
generally considered as the best solution to facilitate the obtainment of optimal sensitivities of the 
transfer function as well as the low spreading of components values [94]. However, in some cases 
(like the active FNDR structures, whose details are described hereafter) the use of single ended RLC 
prototypes can be more interesting.    
The final form of RLC filter can be obtained from a normalised prototype by means of applying 
impedance denormalisation [94]. This enables us to find the resulting network topology and the 
component values from the prototype (ln,cn,rn) values for the required Ω0, Rn1 and Rn2.  
  Tab. 8.1 shows how this type of transformation can be done. We can see that, for the low-pass 
prototype (Fig. 8.3 a,b), the topology remains unchanged. The high-pass design is obtained by means 
of permutation of inductors and capacitors. For BP and BR, the branches of the LPn prototype are 
replaced by the second order parallel or series resonant LC circuits. 
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TAB 8.1: TRANSFORMATION OF THE NORMALISED FIG. 8.3 LP PROTOTYPE INTO THE FINAL 
CIRCUIT STRUCTURE (KL, KC DEFINED BY (8-5)) 
Prototype:   Transformations: 
LP   n n L n n C
L =l K C =c K⋅ ⋅  
HP    
CL
n n
n n
KKL = C =
c l
 
BP 
L C
 
L
C  
C
n n L C n
n L
KL =l K K C =
l K
⋅ ⋅ ⋅  
BR 
L
C  
L C
 
C
n n L C n
n L
KC =c K K L =
c K
⋅ ⋅ ⋅
In order to achieve the frequency denormalisation, the new values Ln,Cn, need to be determined. The 
purpose of such denormalisation is to find the value of new components L and C. Their impedances at 
Ω0 must be identical with the ln,cn impedances at Ω = 1 multiplied by terminal resistance values 
(impedance level of the filter). We can define the transformation constant KL and KC as:    
 1and
2 2L C
RK K
Rπ π= =⋅Ω ⋅Ω . (8-5) 
The application of impedance denormalisation is shown in Tab. 8.1. As an example we can provide 
the denormalised networks obtained from the LPn network (Fig. 8.3 a) for all standard transfers in 
Fig. 8.4. 
V2 V2
C1 C2 Cn
L1 L2
L1 L2 Ln
C1 C2
R
R
R
R
V2
L1R
R
C1
L2 C2 V2
R
RL2
C2
L1
C1
a)
c)
b)
d)V1
V1 V1
V1
 
Fig. 8.4: The transformed RLC “T” type filters for the (a) low-pass, (b) high-pass,  
(c) band-pass and (d) bandreject filter 
8.3.2 Active Simulation of Passive RLC Filters 
The previously presented RLC ladder structure is an interesting way to realize frequency filters within 
the range of above a few units of MHz. In order to reach lower frequencies, inductors of high values 
may be required; however, the realization of these inductors constitutes a difficult step. Therefore, 
alternative solutions based on active elements have been developed and are used in electronics 
[94],[95],[100]. Several techniques can be utilized for active filters designed from passive RLC 
prototypes. In this respect, let us point to the following ones: 
? The use of active synthetic inductor  
? The use of impedance invertors (GIC, gyrator and others) 
? The transformations of transfer function (for example, the Bruton transformation ) 
These methods are well-known as the direct realisation (simulation) of the RLC ladder 
prototype and will be briefly introduced now.  
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i) Active Synthetic Elements (Inductor) 
The use of active synthetic elements is important primarily for the replacement (simulation) of the 
inductances in the RLC ladder (Fig. 8.4) networks. However, it is important to note that there can 
also be created a synthetic capacitor allowing us to reach high values and high Q (interesting for 
the low frequency area). 
The active synthetic elements can be designed in the lossless form or as elements with the finite 
quality factor Q (the lossy element). Naturally, the accurate simulation of an ideal RLC lossless 
prototype requires the lossless synthetic elements. We can, nevertheless, point to the techniques 
utilizing the design based on lossy RLC prototypes, which is interesting mainly thanks to the 
economical aspect [102],[103],[104],[105]. 
The simulation of lossless elements has to be done using at least two active devices (amplifiers). 
Concerning the final circuit, grounded elements are preferably used to reduce the number of 
amplifiers. The integration of floating synthetic inductors/capacitors usually requires a rather high 
number of amplifiers, which may increase the complexity of the circuit [107]. It follows from this 
that the synthetic inductor is primarily important for the design of the High Pass and the coupled 
resonator type Band Pass filters. 
-
+
R1 R2
C
L=C·R1·R1
R=R1//R1
-
+
-
+
R2
R1
C
R4
R3
1 3 4
2
C R R RL=
R
⋅
? Z
a) b) 
FIG. 8.5: a) a lossy grounded synthetic inductor b)  inductor realised by means of the 
Antoniou’s General Impedance Inverter (GIC). The structure can facilitate the 
realisation of the synthetic capacitor by permuting the C with R4, R3 or R1 
The example of lossy active grounded inductors is shown in Fig. 8.5 a). Here, the losses are 
represented by equivalent parallel resistance R. In practice, the quality factor of such circuit is 
limited by the acceptable dispersion of the component values. The lossy grounded inductor also 
exists in the serial lossy model [95]. 
  Fig. 8.5 b) shows the implementation of an ideal lossless inductor realized by two (ideal) OA. 
This design is based on the Antonius GIC circuit [107] and features very interesting properties at 
higher frequencies. The quality factor can reach the values of up to a few hundreds, which is 
sufficient with respect to the simulation of ideal elements.  
 
ii) General Impedance Converter GIC 
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The general impedance converter is a two port network allowing the multiplication or division of 
impedances by the Laplace operator s [108],[109]. An example of the transformation using a GIC 
is shown in Fig. 8.6, where a resistive loaded GIC on one side behaves as the inductance at port ● 
side. This inductance arises from the multiplication of R by the Laplace operator s. The division by 
the Laplace operator can be performed in the opposite way, namely by connecting the impedance 
to the ● port. In this case, a capacitor connected at the ● port can be transformed into a new 
element called the Frequency Depended Negative Resistor FDNR [110], which is characterized by 
the real impedance of ZFDNR=1/s2D. This component is an important block for the synthesis of 
low-pass and band-pass frequency filters and its utility will be shown later. It can be further noted 
that an Antoniou GIC structure is similar to the lossless synthetic inductor represented in 
Fig. 8.5 b). This similarity is obvious as the resistance load is transformed into synthetic 
inductance by means of the division provided by the Laplace operator s.  
The impedance of the FDNR is purely real and decreases with the frequency. It is commonly 
represented by the symbol Fig. 8.6 b). In the following chapter, the transformation of the RLC 
ladder filter into an equivalent FDNR (RCD) network will be shown.  
• ⋅ 'in
sRZ =s L=
k
1
in 2 2
kZ = =
s D s C•
•
⋅
in
s ZZ =
k
•⋅
⋅in
k Z
Z =
s
3
1 2
Rk=
R R C
 
FIG. 8.6: The general impedance converter simulation of  a) a synthetic inductor, b) the 
Frequency Depended Negative Resistor FDNR  and c) its physical 
implementation by the Antoniou´s network. 
iii) RCD Network 
In addition to the transformation provided by the division/multiplication by the help of the Laplace 
operator s, the GIC can perform scaling by means of the dimensionless constant k. The 
transformation where all the circuit impedances are divided by the term k·s is called the Bruton 
transformation [110]. This transformation utilizes the fact that the resulting voltage transfer 
remains unchanged if all impedances of circuits are scaled by an identical term (k·s). We can write 
the immitance of a transformed element in the equivalent circuit: 
 ' '
( )( ) ( ) ( )Z sZ s and Y s k Y s s
k s
= = ⋅ ⋅⋅ , (8-6) 
The impedance scaling via the choice of value k is important with respect to the optimal filter 
impedance level (choice of component values).  
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However, the division/multiplication by the Laplace operator modifies the physical essence of 
elements. For instance, an inductor with impedance s·L divided by the Laplace operator results in 
an equivalent resistance of value R’=L/k. Similarly, a resistor is transformed into a capacitor and 
the capacitor is transformed into the previously described FDNR. This can be illustrated in the 
following transformation of the parallel RLC resonant circuit:  
1( )Y s G sC
sL
= + + 2 ' ''( )Y s s D sC G= + +
 
FIG. 8.7: The application of the Bruton transformation to the parallel RLC circuit 
The transformation shown in Fig. 8.7 can be applied to the entire RLC ladder filter. This is 
demonstrated on the example in Fig 8.8, where a RLC low pass filter (denormalised) is 
transformed into the equivalent RCD form. 
 
FIG. 8.8: The transformation applied on the RCL network.  
Here, both RLC and RCD networks show the equivalent voltage transfer function. In the case of a 
low-pass filter, it is preferable to use the single ended prototype of RLC filter (Rn1= 0 results in the 
removal of C (C → ∞), which is advantageous in relation to DC properties). The FDNR can be 
realised by the Antonius GIC (Fig. 8.5) where impedance Z has to be replaced by the capacitor. 
The lossy (single OpAmp) FDNR will be presented in section 9.3.3 and can utilize the direct goal-
lossy synthesis technique [104]. 
8.3.3 Cascade Synthesis of Frequency Filters 
Another way to realize active filters is cascade synthesis, where the transfer function (9-1) is split into 
lower order sections (of the 1stand 2nd order) [94]. These basic sections are realized as independent 
selective blocks characterized by their specific cut-off frequencies Ωn and (for the 2nd order block) by 
the specific quality factors Qn. In the cascade synthesis, the elementary blocks have to be isolated from 
each other. This isolation is provided by zero output impedance of the blocks.  
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FIG. 8.9: The cascade realisation of the transfer function. The first block realises the odd 
order of the transfer function and it is followed by 2nd order blocks 
Fig. 8.9 shows the principle of cascade synthesis. The first block of the 1st order facilitates the 
obtainment of an odd order of transfer function. The remaining blocks are of the 2nd order. The 
coefficients (an,bn,cn and Ω0n, Qn) can be obtained by the help of the mathematical decomposition of 
N(jω) (8-1) and their values determine the resulting types of filter (LP,HP,BP etc.) (see section 9.1).  
The electrical design can use various electric circuits to realise the 2nd order biquadratic transfer. The 
choice of electrical structure is related to the parameters of filters; among these parameters there are, 
for example, frequency range or quality factor. Thus, for instance, the choice of circuits containing one 
or several active elements depends primarily on the required value of the Qn quality factor. The basic 
configuration and its properties will be discussed in the following chapter.  
However, the cascade design is affected by several problems like the rather high sensitivities of the 
transfer function or high component dispersion as compared with the previously described design 
approaches based on active simulation of the ladder RLC network.  
The synthesis of active filters is, however, the most popular method in the present-day filter design 
and will constitute our centre of interest in the following chapters. Here, the approaches improving the 
performances at higher frequencies will be shown.  
8.4 Imperfections of Frequency Filters 
The practical designing of frequency filters is affected by the errors accumulated during the actual 
process of designing and electrical integration. These errors result in the difference between the real 
(measured) and the ideal (designed) AC transfer characteristic.  
 The first error results from the mathematical approximation of the ideal AC transfer characteristic. 
This is expressed by the limited roll-off rate and the eventual band pass ripple. The remaining errors 
are caused by the use of real components (R, L, C, OpAmps etc.) affecting the final characteristic.  
The main sources of errors can be divided into the followings classes: 
? Errors due to inaccuracies of component values 
? Limited components frequency range  
? Presence of parasitic components  
All the errors affect the final AC frequency characteristic in both passband and stopband areas.  
i) Errors caused by components inaccuracies. These errors are linked to the relation between the 
important parameters (like Ωn and Qn) and component values. This relation is examined by the help of 
sensitivity analysis. The relative sensitivity is expressed as percentage shift of the required parameters 
(X) caused by component dispersion δai: 
 
i
X i
a
i
aXS
a X
∂= ⋅∂ . (8-7) 
Naturally, by minimizing this function during the filter synthesis, we can reduce the error caused by 
component inaccuracies.  
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However, sensitivity analysis can not be always performed in the (8-7) analytical form.  Whenever the 
analytical description becomes too complicated (when, for example, it contains many variables or 
nonlinear models), other statistical tools like the Monte-Carlo analysis can be used. These options are 
available in the engineering design software.  
ii) Limited frequency range: The use of active and passive components is limited by the maximal 
frequency range. A typical example is an operational amplifier with degraded voltage gain and output 
resistance at higher frequencies. This degradation reduces the frequency range of conventional 
frequency filters and its evaluation is of fundamental importance for the achievement of higher 
practicable frequencies. This problem will be discussed in chapter 9. 
iii) Parasitic behaviour of the elements: The complex electric models of real components generally 
include secondary elements like the (parasitic) R, L, C. In some cases, we can encounter nonlinear 
behaviour. A well-known error caused by parasitic components consists in the losses occurring in 
inductors and capacitors; for instance, the error limits the quality factor Q of the discrete capacitors. 
This parasitic behaviour has to be analysed during the process of designing by means of the related 
engineering software.  
8.5 Digitally Controlled Analog Filtering System 
In many electrical instrumentation systems we encounter the problem of the variation of conditions 
during the experiment. These variations include the sliding frequency of the examined signal or 
spurious signals with variable spectral composition. In this case, the use of adaptive filtering system 
can improve the performance of the electrical test bench. This type of adaptive device (instrument) 
should allow us to realize all types of filters using basic standard and non-standard approximations. In 
order to provide maximum flexibility, the parameters are to be controlled digitally (either manually or 
by an optional computer) [112]. 
 
FIG. 8.10:  The block diagram of a digitally controlled analog frequency filter 
This type of system is shown in Fig. 8.10. In practice, we can frequently find similar systems using the 
Digital Signal Processing (DSP). These systems have the typical positive properties of the DSP like 
high accuracy; however, they are affected by the signal sampling and related problems (for example, 
quantisation noise and limited dynamic range). 
 We will describe here an integral system of high performance adaptive analog frequency filter. The 
development of the device constitutes the actual product of the project related to this thesis [116] and 
its use is envisaged for the future practical experiences. The aim of the presentation is to show the 
potentialities of analog signal processing in the domain where the dominance of the DSP can be seen 
at the present time. As we will see on the following example, the analog (adaptive) system can acquire 
very interesting properties like the high dynamic range, which is difficult to obtain with the digital 
signal processing.   
8.5.1 Structure of the Universal Analog Frequency Filter 
As we can see in Fig. 8.10, the concept of the instrument utilizes analog filters whose parameters can 
be controlled numerically (i.e. via the design software or manually via a customer interface).  
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In the process of development we were following these main objectives: 
• The design of an analog part including analog filters controlled via the A/D convertors. We 
required the 1 Hz to 120 kHz frequency range, 0.1-50 [-] of quality factor, and very high 
dynamics range 
• The development of a microprocessor control unit ensuring the control of A/D convertors user 
interface and additional functions  
• The development of the related computer software (Frequency Filter Design Studio) 
facilitating access to the filter options  
 
The required versatility of the instrument involves the cascade method of filter synthesis (Fig. 8.9). By 
combining one 1st order filter block and m blocks of the 2nd order, it is possible to realise the transfer 
function N(s) up to the order of m+1 (see section 9.1 for more details on the biquadratic transfer 
function): 
 ( )( )
2 2
( 1) 0 ( 1) 0 0
2 21
0( 1) 0 0
( ) . mm m i i i i i i
i
m i i i
B s C A s B Q s C
N s
s s s Q
+ +
=
+
± +Ω ± Ω + ⋅Ω= +Ω + ⋅ Ω +Ω∏ , (8-8) 
where Ω0i is the angular resonant frequency, Qi the quality factor, and Ai, ±Bi and Ci are the relative 
transfer coefficients. In order to obtain an arbitrary type of filter and approximation (e.g. Bessel, 
Butterworth, Chebyshev, Inverse Chebyshev, Cauer etc.), we have to ensure the control of all 
parameters in the (8-8) transfer function. The architecture of the instrument respecting the philosophy 
of cascade synthesis is described in Fig. 8.11. 
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FIG. 8.11: The architecture of the adaptive frequency filter 
 
    In the input of instrument we can see an amplifier with variable voltage gain allowing optimal 
setting of the amplitude level. In the structure, the signal flow is mediated by the analog switches. 
These switches allow us to determine the order of filter or, for instance, to isolate each block for its 
independent use. We can also connect one arbitrary output of the block to the global filter output 
(marked as VOUT in Fig. 8.11). The switches position and the values of all variable parameters (f0i, Qi 
,Ai, Bi, Ci ) are controlled via the serial bus (I2C) from the microprocessor. The configuration of the 
entire instrument can be commanded manually using the integrated miniature keyboard or, 
alternatively, it can be commanded by a computer (PC). The parameters are displayed on the LCD 
screen placed together with the keyboard in the front panel of the instrument. 
 
8.5.2 Electrical Design of Filter Blocks 
The design of the 1st and 2nd order blocks must respect the specifications of the (8-8) transfer, whereas 
all basic transfers (LP, HP and ±BP for the 2nd order) have to be realized using a single active 
structure. Moreover, independent controlling of F0 and Q is required.  
A suitable solution can be illustrated by the topology of the 2nd order block shown in Fig. 8.12. Here, 
the inputs parameters (F0, Q, NA, NB, NC) are a 10-bits binary word. (The structure of the 1st order 
block is equivalent). The numerators coefficients of (8-8) are determined by variable gain amplifiers 
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(blocks A, B, C) following the biquadratic section. Their outputs are summarized in the last block 
which leads to the output switches (as shown in Fig. 8.11.)  As the biquadratic section, the modified 
Akerberg - Mossberg network presented in [114] was selected (see Fig. 8.12 b)). This block is a “state 
variable” interpretation of the 2nd order transfer function simulating the parallel RLC circuit and 
conforming to all the above-mentioned specifications. The dotted line in Fig 8.12 is used to provide an 
additional compensation of the 2nd pole (stability) as suggested in [114]. The control of the F0 
frequency is provided roughly in four ranges (1 Hz -100 Hz, 100 Hz-1 kHz, 1 kHz-10 kHz and 
10 kHz-120 kHz) via the value of capacitor C*. The fine frequency setting is provided by the value of 
R*.  All variable parameters are controlled by the 10-bits R-2R type four-quadrant DA converter 
AD7533 [115]. 
 
 
 
a) b) 
FIG. 8.12: The block scheme of the 2nd order section (containing a biquadratic filter, 
switches and variable gain amplifiers A, B, C.). The parameters are controlled 
by 10 bits D/A converter), b) The Modified Akerberg - Mossberg biquad with 
second pole compensation [114] used as the 2nd order section. 
In order to provide high accuracy of the parameters, a set of the calibration characteristics was 
obtained by variable measurements. The universal calibration functions (the nonlinear function 
peculiar to each frequency range) were implemented in the controlling microprocessor and can be 
individually adjusted for each block by the help of measurements and embedded algorithms. As an 
example of the resulting accuracy, Fig. 8.13 shows a typical curve of relative error of F0 frequency in 
the function of the control DAC number (higher 10 kHz-120 kHz range). 
 
FIG. 8.13: The measured relative error of resonant frequency f0 plotted in the function of the 
DAC control number  
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8.5.3 Control Software of Frequency Filter  
In order to facilitate the controlling of the filters, a complex microprocessor control unit has been 
developed. Amongst the various functions ensured by the control unit there are, for example, these 
most important aspects: 
- Management of the user interface  
- Controlling of the 1st and 2nd order blocks parameters (DA convertor and switches) 
- Calibration and correction of the frequency 
- Interface with the computer 
- Non-volatile memories and others 
As the core of the control unit, a microprocessor (µP) Motorola® MC68HC912B32 was used together 
with the control program developed in the “C” programming language under the Codevarior® 
environment. Communication between the microprocessor and the blocks of filters is based on the I2C 
bus, and the computer interface uses the serial RS232/USB bus (see the detailed chart in Fig. 8.14, left 
side) 
In addition to the integrated front-panel keypad and the LCD display enabling the complete 
autonomous operations and control of the device, the controlling can be also performed by a superior 
computer. For this purpose, a user-friendly control software product “Frequency Filter Design studio 
FFD” was developed. Its hierarchy and functions were designed to provide a simple interface and, 
importantly, to enhance the versatility of the instrument. The main purpose of the software product is 
to calculate the transfer function parameters and to ensure their (instantaneous) transfer into the 
device. 
 
FIG. 8.14: Controlling of the instrument. Left side: the functions provided by the 
microprocessor in the instrument, right side: the functions implemented in the 
FFD computer software. All data exchange is “real time” 
However, the computation of coefficients is still provided by the control µP via the algorithms of 
calibrations. In order to specify the basic functionalities of the program, let us mention the following 
points: 
- Provision of design algorithms of the transfer function (according to the Fig. 9.2 
diagram) 
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- Graphical interpretation of  the transfer function in all magnitude, phase and 
zero/pole plots (see Fig. 8.15 a for the example) 
- Real time adjustments (and transfer into the device) of coefficients of the transfer 
function via their numeric values or by the graphical interface (see Fig. 8.15 b and the 
description below).  
As shown in the detailed chart, Fig. 8.14, the FFD provides additional options such as the 
configuration of the internal switches or the interface with the engineering design software. We show 
here two examples of screen captures of the FFD studio. The first one (Fig. 8.15 a) shows an 
exemplary output of the design routines:  8th order Chebyshev BP with the detailed transfer of all 2nd 
order blocks.  
The screen capture Fig. 8.15 b) is a “key” user interface. On the screen, we can see an 8th order low- 
pass filter with the detailed complex pole-zero location in the left sub-window. On the main screen, 
the resulting characteristic of the filter is displayed together with the transfer of one arbitrary 2nd order 
block. The parameters of the 2nd order blocks can be set either by setting the exact (numeric) value in 
the upper sub-window, or by the mouse sliding on the screen as suggested by the flashes. Here, the X 
position corresponds to the central frequency ( F0 ) of the block and the Y position to the quality factor 
Q. These modified parameters are immediately included in the final characteristic and (in the real 
time) transferred into the instrument.  
a) b) 
FIG. 8.15: Screen captures of the FFD studio software, a) the graphical interpretation of BP 
filter as the sum of particular transfers of each block, b) the virtual design and 
control of the filter parameters   
8.5.4 Realisation of the Instrument and Conclusion 
The physical realisation of the instrument is shown in Fig. 8.16. The layout of the front panel items 
can be compared with the block hierarchic structure shown in Fig. 8.11. The left side part includes the 
user interface, the processor control unit, and the power supply part. The right side part includes the 
m+1 blocks of filters. Each block is equipped with the input and output connectors important for their 
individual use. The last block contains the central output, where an assignment is indicated by the 
graphical lines and pilot lights. 
In order to demonstrate the achieved properties of the filters, we present two examples of the 8th order 
LP and BP filters with inserted zeros (Fig. 8.17, the elliptic Cauer approximations). In practice, this 
approximation requires very high accuracy and quality factor of building components. However, the 
obtained results fitting perfectly with the computed approximation confirm the fact that this instrument 
is capable of realizing even very complicated transfer functions. 
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FIG. 8.16: The final realisation of the instrument 
 
a) b) 
FIG. 8.17: Theoretical and experimental responses of the a) 8th order LP filter, 
 b) 8th order BP filter. Both are based on the Cauer approximations 
 
The measured dynamic range (determined mostly by the noise level and obtained with the filters 
without inserted zeros) attains approximately the value of 110 dB. This value allows us to employ the 
instrument even in the most demanding applications like the test-bench of a cryogenic bolometric 
detector or the nonlinear ultrasound spectroscopy for NDT (Non-Destructive Testing, see [116] for an 
example). Here, the benefits of the analog signal pre-processing can be clearly seen. 
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9.1 Biquadratic Sections for Cascade Filter Design 
  The synthesis of cascade frequency filters is based on fractional decomposition of the transfer 
function (8-1) into low order (1st and 2nd) transfers (Fig. 8.9). As shown in Fig. 8.9, these low order 
blocks are serially connected. Although this serial connection makes the cascade synthesis relatively 
simple, the final electrical design can utilize many potential solutions. The family of the 2nd order 
(biquadratic) electrical circuits can be classified according to many criteria. The most important 
criteria are high frequency performances and the scale of achievable quality factor [94]. In this study, 
we will examine the high frequency performances. Our objective is to analyze the main causes 
limiting the frequency range of active frequency filters and, on the basis of these analyses, to design 
new structures facilitating an increase of the maximum cut-off frequency. 
-40
-20
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FIG. 9.1: The normalized 2nd order LP transfer function plotted for Ω0 = 1 and various 
quality factors  
      The first part of this study comprises a brief introduction of the 2nd order transfer function and of 
the basics of electrical structures used in the design of cascade filters. It will be shown that the use of 
real active elements may have strong (negative) impact on the frequency characteristic of the filter. 
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The figures of merit frequently used to compare the high frequency behavior of biquadratic filters are 
the following characteristics: passive sensitivities, gain-sensitivity products GSP, and deviations of Ω0 
and Q caused by the limited bandwidth of amplifiers [94],[95]. We will focus on the low-pass 
frequency filters based on the Single Amplifier Biquad (SAB) where limited frequency bandwidth of 
the amplifier may become the cause of spurious transfers in the stopband area of the AC transfer 
characteristic.  
 In contrast to the compensation of the Ω0 and Q parasitic shift (e.g. by using a predistortion technique 
as suggested in [119]), the degradation of the stop band characteristics can not be simply compensated. 
Regular ways of increasing rejection in the stopband consist in either the use of high frequency active 
devices (Operational Amplifiers) or an increase of the order of the transfer function (the number of 
cascaded blocks). Both these ways feature rather high power consumption and final device cost. 
However, an increase of attenuation can be also achieved by means of proper choice of the active 
biquadratic structure. 
  Further, we will point out the fact that the causes of increased transfer in the stopband area are 
similar for many biquadratic structures. This will be demonstrated by an analysis performed on two 
biquadratic sections: the FDNR based 2nd order network, and the Sallen-Key low-pass filter. The main 
parameter that will be used for the characterization is the frequency and multiplicity of parasitic zeros 
in the real transfer function (i.e. the transfer function that is obtained using the real model of 
operational amplifier). Afterwards, the increase of this frequency or “removal” of the parasitic zeros 
from the transfer function can lead to the increase of achievable attenuation and, consequently, to the 
extension of the use of biquadratic structures to higher frequencies. Although the different biquadratic 
structures show different influences of the OA real properties, we will focus in the first part of the 
analysis on the most widely used (yet not optimal) Sallen-Key biquad [120]. On the basis of the 
investigation of this filter, an improved type II Sallen-Key low-pass cascade section with increased 
attenuations will be shown. Then, we will utilize the conclusion resulting from the previous analysis in 
order to design a CCII based biquadratic section with, ideally, no spurious transfer in the stopband 
area.  
All the theorems and solutions mentioned in the following sections will be simultaneously confirmed 
by the simulations and experimental measurements performed on the fabricated filters. 
9.1.1 The Biquadratic Transfer Function 
The biquadratic transfer function is a representation of the general 2nd order differential equation that 
relates the input and output of a 2nd linear time-invariant system. This function is usually written in 
terms of the Laplace operator “s”, real coefficients ai, bi or cut-off frequency Ω0i ( F0 ), and quality 
factor Q0i: 
 
2 2 2
1 0 0 0
2 2 2
1 0 0 0
/( )
/
i i i i i i i
i
i i i i i
s b s b A s B s Q Cs
s a s a s s Q
+ + + Ω + Ω= =+ + + Ω +ΩN , (9-1) 
where i means the i-th blocks in the cascade. It can be shown that the values of Ai, Bi, Ci determine the 
filter type realized by the i-th block. An instance of realisation of the basic filters follows here : 
? Ai=1; Bi=Ci=0 → high-pass 
? Bi=1; Ai=Ci=0 → band-pass  
? Ai=Bi=0;Ci=1 → low-pass.  
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An arbitrary choice of the coefficients Ai, Bi , Ci results in the superposition of the LP, BP and HP 
transfers. This superposition is required in some particular cases like the synthesis of elliptic filters 
(filters with inserted zeros in the transfer function) or the synthesis of all- pass filters. 
 The physical interpretation of Ω0i and Q0i can be shown in the example, Fig. 9.1, of magnitude 
characteristic plotted for the low pas transfer (A = 1). We can see that the quality factor Q0i 
corresponds to the voltage transfer (resonance gain) at cut-off frequency Ω0 (|N(ω=Ω0)| = Q0). For 
instance, the typical -3dB value of voltage transfer at cut-off frequency Ω0 can be obtained for the 
quality factor of Q0 = 1/√2. For higher values of quality factor, the AC response shows a resonance 
gain resulting in the ringing in the filter time response.   
   The roll-off slope of the biquadratic LP and HP transfer reaches -40dB per decade, whereas the 
band-pass or bandreject filters are characterized by the value of -20dB/decade (see section 8.3.1). In 
order to illustrate the basic properties of a standard 2nd order transfer function and the related RLC 
circuits, a simple software tool has been developed for educational purposes [128]. The complex 
design tool Frequency Filter Design Studio allowing the interactive synthesis of cascade filter has 
been developed within the frame of the [112] project (see section 8.5.3).  
9.2 Active Biquadratic Sections 
In the field of analog filters design, a large scale of active biquadratic sections has been developed 
throughout the history of electronics (see [94], [100]). The classification of these circuits is based on 
various criteria. Among the most important types of classification there is the classification according 
to the numbers of active elements.  
9.2.1 Single Amplifier Biquad (SAB)  
  Sallen-Key:  One of the best-known circuits in the field of analog filters design was introduced by 
R.P. Sallen and E. L. Key of MIT Lincoln Laboratory in 1955. This biquadratic structure is called 
Sallen-Key (S-K), and its realization with a voltage feedback operational amplifier (OA) is shown in 
Fig. 9.2 b). A simple transformation of circuit from Fig. 9.2 allows us to obtain other types of filters, 
for instance permuting the R1,2↔C1,2 results in the HP filter. 
≈
A2
A1
RA=1+
R
 
a) b) 
FIG. 9.2: The low-pass passive RLC circuit and the equivalent Sallen-Key active filter 
By means of an analysis using the ideal operational amplifier, we obtain the expressions of cut-off 
frequency Ω0 and quality factor Q0 in the well-known form: 
 
1 2
1 2 1 2 1
0 0
1 1 2 2 1 2 21 2 1 2 1,
1 1
(1 ) 22 A R R
R R C C CF Q
A R C R C R C CR R C Cω = =
= = =− + + , (9-2) 
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where A is the frequency-independent voltage gain given by the feedback resistors RA1, RA2.. 
 In the process of practical design we can follow miscellaneous objectives like low dispersion of 
component values (KC, KR) or low relative sensitivities
0 0,
ix
QSΩ . Three different approaches are used on 
the basis of the initial choice of component values. These approaches are as follows: 
? Equal components (C1 = C2, R1 = R2) 
? Equal capacitors (C1 = C2) 
? Equal resistors (R1 = R2) 
i) Equal R1 = R2 and C1 = C2. For this configuration, the quality factor (9-2) can be simplified as: 
 ( ) 1 2
1 2
1 2 1 2
0 0
1 1 2 2 1
1
(1 ) 3R R
C C
R R C C
Q Q
A R C C R R A=
=
= ⇒ =− + + − . (9-3) 
Here, it appears that the quality factor can be adjusted independently of the Ω0 by virtue of the value 
of static gain A. However, this voltage gain determines also the gain in the passband; this gain can be 
compensated by an additional circuit. We can see that, approaching the value of A = 3, the quality 
factor approaches infinity and the circuit becomes marginally stable. In practical design, the maximal 
value of quality factor is relatively low (Q0 ≈ 10), limited by the increasing sensitivities. 
ii) Configuration with equal capacitors C1 = C2: This design is used for the cases where a limited 
range of capacitor values is available. The resistance ratio is set according to (9-2). However, this 
type of filter is not optimal in respect of sensibility. 
iii) Equal resistors R1 = R2: The approach is considered as optimal to reach lower sensitivities on the 
passive components. The relative sensitivities 0
1 2 1 2, , ,R R C C
SΩ  reach the value of 0.5 for A = 1, whereas 
the sensitivities of 
1 2,
Q
R RS = 0 and 1 2,
Q
C CS = 0.5 [94],[95]. For equal resistances R1=R2, the dispersion of 
capacitors values C1 and C2 can be defined from (9-2) as: 
 21
2
4C
CK Q
C
= = . (9-4) 
The dispersion of capacitors, however, limits the maximum achievable quality factor. In this context, 
reference can be made to source [94] which deal with the Gain Sensitivity Product (GSP or Γ) (a 
function respecting the influence of an active element on the Ω0 and Q0 parameters). In [95], a 
technique that provides a very low value of the GSP is shown, using a slight increase of the static gain 
A (for the equal resistance configuration). Generally, the optimum between the sensitivities and the 
GSP can be found in the range of K  ≈ 1.3. 
    The S-K filter realized with real components is affected by many parasitic influences (see 
section 8.4). Among the most significant of these influences there is the widely discussed shift of Ω0 
and Q0 [117], [118], which is important mainly for higher frequencies. The techniques of predistorsion 
allowing us to anticipate the influence of active elements have been developed and discussed in 
various sources (see, for instance, [119]), and they can be performed in a simple manner using the 
simulation design tools. 
Furthermore, the experimental measurements carried out on the S-K filters show a systematic 
degradation of the stopband characteristic that causes the remounting of the ideal -40dB/decade roll-
off rate [122], [134]. This remounting induces lower attenuation in the stopband, and the situation 
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consequently brings about spurious transfer in that area. The degradation becomes more important for 
higher resonant frequencies (F0 above 1 MHz) or, generally, for circuits where the unity gain 
frequency fT of the operational amplifier is close to the cut-off frequency F0 (as a rule, F0/fT  ≈ 0.1 is 
considered as a reasonable limit). In the following text (section 9.4) we will analyze this degradation 
in order to determine the main causes as well as to design the improved type II Sallen-Key filter. 
 
R1 R3
C2
C1
vin
vOUT1
RA2
RA1
R2
 
FIG. 9.3: The multiple feedback network (MFB) low-pass filter 
 The Multiple Feedback Network:  An alternative to the Fig. 9.2 b) Sallen-Key network is the 
Multiple Feedback Network Biquad MFB, Fig. 9.3 [121]. The MFB filter uses a non-inverting 
amplifier as the active element. The DC gain can be set by A = - R2/R1 (for the grounded (+) terminal) 
or, alternatively, it can be adjusted by RA1 and RA2. The transfer in the pass-band is inverted, which 
means that the phase difference between the input and the output signal reaches φ = -180º. The cut-off 
frequency and quality factor can be obtained by using the ideal OA model: 
 ( )
2 3
2 3 1 2 1
0 0
22 2 32 3 1 2 1;
1 1
312
A R R
R R C C CF Q
CC R R AR R C Cπ = =
= = =⎡ ⎤+ +⎣ ⎦
, (9-5) 
where, for the unity gain A, the dispersion of the capacitors´ values is: 
 21
2
9C
CK Q
C
= =  (9-6) 
and can be compared with (9-4). It follows from this that, in order to obtain an identical quality factor, 
the dispersion of capacitors C1 and C2 will be higher for the MFB filter than for the S-K. However, as 
we will see later, the grounded capacitor in the signal way is convenient with respect to the high 
attenuation in the stopband. This is also why that MFB structure can be more interesting for higher 
frequency applications.  
For applications requiring higher quality factors (like Chebychev or Cauer approximations), we use 
the multiple active elements networks. 
9.2.2 Multiple Active Element Biquad: Antonius GIC 
As noted in chapter 8.3.2, the active 2nd order lossless element can be only realized by employing at 
least two active elements (Operational Amplifiers). This is also valid for the cascade blocks. The 
presence of a higher number of active and, usually, also passive elements can be considered as 
providing a higher degree of freedom for the designer. This may also result in the obtainment of some 
interesting features of certain networks; these features include, for example, the independent tuning of 
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Ω0 and Q0 or the availability of all standard transfers (LP, BP,BR, HP). An instance is provided in 
Fig. 8.12, where the modified Akerberg – Mossber biquad [114] is shown.  
Generally, there are two types of approach utilized for the design of the multiple-active element 
biquadratic sections: the application of the Antonius GIC configuration, and the use of the state 
variable networks.  
We will show here an example of the Antonius low-pass biquadratic section. This two-OA filter is 
based on the Antonius GIC (General Impedance Converter, see chapter 8.3.2) and is shown in 
Fig. 9.4. The circuit provides a low-impedance output realized by the output of OA2. In order to 
realize the low-pass transfer, we can use three different configurations of the passive components [95]. 
The zero losses in the Antonius biquad correspond to the infinity quality factor of the filter. This is 
why the value of the quality factor has to be set by an external dumping element. By reviewing the 
concept of the FDNR (RCD) active filter design (chapter 8.3.2), the quality factor can be determined 
by the external dumping capacitor CQ. The dispersion of capacitors KC is no longer dependent upon Q0 
as is the case with the dispersion KC of SAB filters (see Eq.(9-4) and Eq.(9-6)). This property can be 
seen on the equations of resonant frequency F0 and quality factor Q0: 
 1 25 2 30
6 1 42 4 1 3
1
2 Q
C CR R RF Q
R C R RR R C Cπ= =⋅ ⋅ ⋅ . (9-7) 
Furthermore, the analysis shows a low value of 
i
Q
xS , which is also independent of the quality factor. 
Concerning the high frequency properties, the effects of active elements on the Ω0 and Q0 values can 
be investigated for each active element (OA1, OA2). For instance, Fig. 9.4 shows OA1 with the 
feedback capacitor C2; thus, the amplifier is, in fact, similar to an integrator. It can be shown that the 
requirements placed on OA1 are much lower, which facilitates the realization of an economical design 
reducing the power consumption (fT1 << fT2). The typical values of quality factor achieved by the 
Antonius GIC in Fig. 9.4 are within the order of several hundredths (up to frequencies of around 0.1·fT 
of OA).  
 
FIG. 9.4:  The Antonius GIC- based biquadratic LP section  
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9.3 Degradation in the Stopband of LP Filters 
  Fig. 8.2 presented in the previous section shows that a fundamental parameter of the filters is the 
minimal attenuation in the stopband |N|min. However, the achievement of high attenuation can be 
difficult, mainly at higher frequencies. The real transfer function (of low-pass filters) contain n 
multiple parasitic zeros reducing the ideal slope of -40dB/decade by the rate of n·20dB/decade. For 
this reason, the frequency fZ and quantity n of the parasitic zeros will be investigated in order to 
classify high frequency performances of the cascade sections. 
  In practice, the achievement of high stopband attenuation results in the use of fast active elements 
(e.g. the OA with ~GHz fT frequency). However, the increasing power consumption and device cost 
make this solution less interesting.  
 In this chapter, two exemplary biquadratic sections (the S-K and “FDNR”) will be investigated in 
order to explain the reasons of the parasitic zeros origination. On the basis of these analyses, we define 
the rules applied for the future design of active biquadratic sections with increased stopband 
attenuation. Consequently, two biquadratic sections will be designed: a modified type II Sallen Key 
filter (chapter 9.4), and a current mode CCII biquadratic section (chapter 9.5). 
In the first phase we will use a “low-performance” OA, the LM-741 (fT = 1 MHz, Rout = 75 Ω), for the 
realization. Sequentially, high frequency measurements will be performed using the standard higher 
frequency active elements.  
 
9.3.1 Causes of the Parasitic Effect 
In active frequency filters based on the standard technologies (e.g. CMOS), the high frequency 
performances are mostly determined by active elements. In the following text we will focus on the 
most frequently used active element: the Voltage Feedback operational Amplifier (or the VFA) 
labeled as OA. 
The frequency properties of operational amplifiers are commonly described by the linear single or 
two-pole model characterized by time constants τ1, τ2 and DC gain A0 (the origins of the dominant pole 
have been explained in chapter 4). The differential open loop voltage gain A(s) can be written as:  
 ( )0 01 1( ) 1
A AA s
s sτ τ= ≈+ . (9-8) 
( )01 1
A
sτ +
Rout
1
1
2 pf
τ π=
 
FIG. 9.5: The linear single pole model of Operational Amplifier (OA) 
The typical values of commercial OpAmp’s are within the ranges of 80–120 dB for the DC gain and 
5 Hz to 1 kHz for the frequency of the dominant pole. The frequency at which the open loop gain 
reaches unity is labelled as the fT or GBW product (see chapter 4). Further, as we will see, the parasitic 
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zeros of the filters occur generally much below the second pole 1/τ2. This is why the parasitic zeros 
considered in this chapter are reflected only as the consequence of the 1st pole 1/τ1. For this reason, the 
OA model in Fig. 9.5 is adequate for our analysis. The 1st order OA mode can be characterized by the 
following points: 
? the 1st order transfer function (Fig. 9.5), Eq. (9-8) 
? final output resistance Rout (considered as constant for all frequencies) 
However, in order to obtain more accurate results (especially at higher frequencies), a high order 
(complex) model can be used for the numeric simulations. 
Fig. 9.6 shows a typical (idealized) characteristic of a low-pass biquadratic section realized by means 
of a real operational amplifier. For the double parasitic zero, the original -40dB/dec slope decreases to 
0dB/dec. More zeros in the transfer function cause the remounting of AC characteristics; in certain 
cases, the characteristics can even cross the 0dB axis (see Fig. 9.21). 
0dB/dec
-40dB/dec
0dB/dec
F0 fZ
0
40 log Zf
F
⎛ ⎞− ⋅ ⎜ ⎟⎝ ⎠
N
[dB]
20dB/dec triple zero
double zero
 
FIG. 9.6: The effect of parasitic zeros in the AC response of frequency filter 
In addition to the multiplicity of parasitic zeros n, the difference between cut-off frequency F0 and the 
parasitic transfer zero frequency fZ is an important figure of merit allowing us to estimate the maximal 
achieved attenuation ATTmax: 
 max
0
40 log ZfATT
F
⎛ ⎞≈ − ⎜ ⎟⎝ ⎠
. (9-9) 
In many biquadratic filters, high values of fZ/F0 can be achieved by means of proper choice of the 
operational amplifier, where the cut-off frequency F0 is to be placed much below the fT frequency 
(f0  < 0.01fT). Contrary to this, the realization of a low-pass filter above several units of MHz may show 
very low stop band attenuation in the order of several units of dB.  
There are only a limited number of ways leading to an increase of the stopband attenuation. As a 
matter of fact, we can either use the above mentioned high-performance (high-consumption) active 
elements or try to realize proper choice of active structure. Among the good candidates respecting this 
specification can be found, for example, the conventional OTA-C filters containing the grounded 
capacitors [129], or the MFB network from Fig. 9.3. 
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9.3.2 Stop Band attenuation of the Sallen-Key LP Section 
The single pole model of the real OA (Fig. 9.5) will be used to examine the parasitic zero frequency fZ 
of the Sallen-Key circuit described in Fig. 9.7 a). In doing so, the value of fZ can be determined 
trivially by applying the model (9-8) into the circuit shown in Fig. 9.2. However, an intuitive way will 
be utilized to determine the value of fZ in order to explain the reasons leading to the origination of the 
parasitic zeros.  
  
a) b) 
FIG. 9.7: a) the Sallen Key low-pass filter designed for F0 = 10 kHz and Q0 = 0.707 
 b) the superposition of two current ways leading to parasitic zeros  
In order to determine the fZ of the low-pass filter shown in Fig. 9.7 a), we can make the following 
computation-simplifying presumption: As the attenuation at fZ reaches generally high values, a 
complex transfer of the filter is situated close to the imaginary axis. In other words, the output voltage 
is almost zero at the fZ frequency. This allows us to “virtually ground” the output of the OA (only at 
the fZ), and to isolate two current ways: iC1 and iOUT (Fig. 9.7 b). In order to facilitate the location of 
zero frequency, the magnitudes of IC1 and Iout has to be equal, therefore: 
 
1C out
I I= −  (9-10) 
Here, we can deduce that resistor R1 does not affect fZ as the R2 and C1 are on the identical potential 
'
inv  (Fig. 9,7 b).  Equation (9-10) can be expressed in terms of IC1 and Iout as: 
 '1 1( ) ( )C inI s s C V s= ⋅ ⋅ , (9-11) 
and 
 
'
0
2
2 2 1 2 2
( )( )
( ) 1
in
out
out
A V sI s
s R C s R C Rτ τ= ⋅+ + + . (9-12) 
By performing a certain degree of simplification, the (9-10), (9-11) and (9-12) expressions result in the 
triple parasitic zero at the frequency of: 
 
( )0
3 3
2 1 2 2 1 2
21 1 2
2 2
p
Z
out out
f A GBWf
R R C C R R C C
π π
π π
⋅≅ = , (9-13) 
In this expression, the influence of components on the value of the parasitic zero frequency can be 
seen. Equation (9-10) shows that the stopband parasitic zeros result from the direct signal way 
between the source and the output of the filter. This direct way is provided by capacitor C1.  
In order to express graphically equation (9-13), we have performed a stepped simulation for various 
values of Rout (Fig. 9.8 a), and the measurement on the fabricated sample (Fig. 9.8 b) (both with the 
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identical OA LM-741). On these characteristics there can be observed good agreement between 
Eq. (9-13), the simulation, and the experimental results.  
-60
-40
-20
0
102 103 104 105 106
-60
-40
-20
0
103 104 105 106
a) b) 
FIG. 9.8: a) The simulation of the S-K for various Rout, b) a comparison of the 
measurements, simulation, and Eq.(9-13) performed on the circuit from Fig. 
9.7a)  (both characteristics obtained with LM 741) 
9.3.3 The lossy RCD 2nd Order Section 
The second investigated network is a one-port reactive network – the lossy FDNR (see chapter 8.3.2, 
[123]). The FDNR has been used to realize the low-pass transfer, where its configuration arises from 
the Burton transformation RLC → RCD (see Fig. 8.7). In Fig. 9.9, resistor R1 simulates a serial 
inductor. The complete circuit is a two-port 2nd order circuit with a high impedance output.   
⇒
 
a) b) 
FIG. 9.9: a) The LP RCD filter realized with the lossy FDNR and b) its equivalent schema 
(D is the value of the FDNR) 
The voltage output of the operational amplifier creates, in fact, a band-pass filter. As the resistor value 
is frequency-independent, the parasitic zero in the transfer function Vout/Vin is only caused by the zero 
occurring in the FDNR impedance D(s). This zero is caused by the differentiator sub-circuit as shown 
in Fig. 9.10 a).  
The frequency transfer of an ideal differentiator is given as s·R1·C1 and has an increasing magnitude 
AC characteristic with a positive 20dB/dec slope. This characteristic is, however, limited at higher 
frequencies by a limited gain of the OA. This limitation causes the output voltage v2 to decrease at a 
certain frequency. This decrease in voltage influences the current through C2, and consequently it also 
exerts influence on the transfer of the biquadratic section. This is why the cut-off frequency of the 
differentiator sub-circuits corresponds to the zero frequency of the FDNR. This situation is 
demonstrated in Fig. 9.10 b), which shows the response of the filter shown in Fig. 9.9 a) and the 
differentiator sub-circuit 9.10 a).  
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a) b) 
FIG. 9.10: a) The differentiator sub-circuits, b) a comparison of the differentiator sub-
circuit (a) response with the Fig. 9.9 voltage transfer (LM741 SPICE Model) 
 
In this figure we can see the “resonance” of the differentiator sub-circuit and its relation to the 
magnitude transfer of the filter. The “resonance” frequency of the differentiator can be obtained by 
means of using the single pole Fig. 9.5 OA model. The voltage transfer of Fig. 9.10 a) circuit can be 
written as: 
 0 2 12 2
1 2 1 2 1 0
. . .( )
. . .
s A R CVN s
V R C s R C s Aτ= = ⋅ + − , (9-14) 
and is equivalent to the 2nd order band-pass transfer. The resonance can be simply found as a root of 
the denominator polynom, which results into: 
 
( )0
1 2 1 2
2 11 1 2
2 2
p
z
f A GBWf
C R C R
π π
π π
−= =? . (9-15) 
The value of zero frequency shows two interesting features: the transfer zero is of the 2nd order and 
does not depend on the value of Rout. This independence is shown by the simulations in Fig. 9.11 a) for 
the stepped value of Rout (performed with a higher order of the model).  
Fig. 9.11 b) shows the comparison of the measured and the simulated characteristic obtained with the 
LM-741 operational amplifier. We can see good agreement between these two characteristics and the 
analytical results (9-15).  
In the practical design, the FDNR parasitic zeros are less important in comparison with the Sallen-Key 
circuit; the RLC→RCD transformation of an odd order LP filter results in the load realized by the 
grounded capacitor (see Fig. 8.8). This capacitor ensures high attenuation up to high frequencies. 
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a) b) 
FIG. 9.11: a) the frequency response of the Fig. 9.9 FDNR low-pass filter for various 
output resistances and b) a comparison of the measured and the simulated 
frequency responses and the computed fZ  from Eq.(9-15) provided on the Fig. 
9.9 FDNR low-pass filter (LM741) 
In both cases (the cascade and the ladder RCD designs), the stopband attenuation depends naturally 
from the order of transfer function and is a dB sum of particular transfers (for the cascade synthesis). 
9.3.4 Causes of LP Stopband Degradation 
In the two previous sections we have shown how the stopband characteristic of simple LP cascade 
sections is degraded by limited performances of the operational amplifier. In both cases, the input and 
output of the filter were interconnected by a passive element causing the direct signal way. The role of 
the OA in the LP filter is to “ground” the signal at higher frequencies by its low impedance output. 
This is obviously possible only in frequencies much below the fT. It follows from this that these LP 
sections (and many other standard ones) require the active element operating at high frequencies (in 
the stop-band), where the output voltage is to be close to zero. 
 This can be viewed as a paradox because the zero output voltage in the stopband ought to be provided 
rather by a break in the signal way. In any case, the passive circuits allowing wideband attenuation are 
well-known;  the simple passive RC circuit could be referred to as an instance..  
In the cascade synthesis, the rules of the design providing high attenuation can be therefore defined as: 
    i) removal of the passive elements from the signal way at higher frequency and   
   ii) ensuring of the high suppression by the passive circuit containing ideally grounded capacitors.   
As we have shown in the introduction, the roll-off slope for the low-pass filter is independent of the 
approximation. In the circuit designed on the basis of the previous two rules, the role of the active 
elements should be only to provide the pass-band transfer and the “resonance gain” at Ω0. Above Ω0, 
the suppression is to be ensured only by a passive circuit. 
To show an example of this methodology, we can refer to the Fig. 9.3 MFB biquad, where the input 
signal is naturally attenuated (in the wide frequency range above ~1/R1C1 ) by the grounded capacitor 
C1. The classic OTA-C filters containing only grounded capacitors too reach very good stopband 
attenuation. However, many of these solutions may cause secondary negative effects. For instance, the 
linearity of OTA transconductance is generally not sufficient for certain applications and the filter 
parameters may be temperature-dependent.  
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The fact that low attenuation in the stopband limits the frequency range of active filters can be seen,  
for instance, on the characteristic shown in Fig. 9.21. Here, a circuit which has not been optimized in 
this respect reaches only low attenuation (below 15dB). The circuits presented in the following text 
will show an approach which allows us to enhance the frequency range of cascade active filters by 
increasing the stop band rejection.  
 
9.4 Type II Sallen-Key with Improved Stopband Rejection  
One of the solutions increasing the suppression in the stopband consists in adding one supplementary 
pole provided by a passive RC network. We have shown that the S-K low-pass filter has a triple 
parasitic zero (see Eq.(9-13)). As shown in Fig. 9.6, one supplementary pole then results in the 
constant slope of 0 dB/dec above the fZ frequency. The time constant of the RC network can be 
determined by using Eq. (9-13) or by applying an empirical simulation as shown in [134]. An example 
of such compensation is shown in Fig. 9.12. The measured characteristic with a supplementary RC 
bridge shows the expected 0 dB/dec slope, which remains constant for more than one decade. It is 
evident that such compensation causes a shift of  Ω0 and Q0. In this case, the resulting transfer function 
is no longer of the 2nd order. It should be therefore convenient to build the design directly on the 
section of the 3rd order as shown in [130], [131].  
However, it could be somewhat more interesting to remove the parasitic zeros or to move the fZ to 
higher frequencies, rather than to provide a compensation of parasitic zeros 
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a) b) 
FIG. 9.12: a) Compensated (3rd ord.) Sallen – Key network [130], b) the measured 
frequency response of the compensated (Fig. 9.12 a) and uncompensated 
Fig. 9.7 a) SK 
A considerable zero-frequency shift can be done by cancelling the direct signal way via capacitor C1. 
As shown in Fig. 9.13, the feedback capacitor C1 “short-circuits” the amplifier output with the R1-R2 
node. It follows from this that the OA output has to absorb the current ic1 in the wide frequency 
bandwidth, ideally up to infinity. 
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FIG. 9.13: The direct current way causing the parasitic transfer zeros in the stopband 
characteristic of the S-K filter. 
   Hence, as the voltage follower (VF1) ideally has unity voltage gain, the output voltage vOUT1 is 
identical with the voltage in node (2). In this node, the direct transfer via C1 is cancelled by the reverse 
transfer of voltage follower VF1, which is ideally zero. We can therefore expect higher attenuation at 
this node. In the frequency range where the OA performance is impaired, the attenuation achieved by 
the passive 1st order R1, R2, C2 circuit has a monotonous -20dB/dec attenuation slope. This is an 
important improvement in comparison with the vout1 output.  
 
FIG. 9.14: The Sallen Key low-pass biquadratic section with standard low impedance 
output vOUT1 [120] and high impedance node (2) buffered as (vOUT2): Type II 
Sallen-Key. 
This hypothesis can be confirmed by a deeper analysis of the transfer applying model (9-8) of the 
operational amplifier. The analysis results in the transfer characterized by the 3rd order denominator 
and 2nd order numerator polynoms. The nominator term has the following form: 
 21 1 0( ) (1 ) ( 1)OUT OUT p ps R C s R C s Aω ω= + + + +B  (9-16) 
where the ωp=2·π·fp is the dominant pole of the amplifier. The frequency fZ of transfer zeros can be 
derived from polynom (9-16). The passive components affecting the fZ are capacitor C2 and output 
resistance Rout. We can write the new zero frequency of node (2)  as: 
 (2)
1
1
2
P
Z
OUT
Af
C R
⋅ω≅ π , (9-17) 
which, compared to the type I Sallen-Key zero frequency given in Eq.(9-13), can attain a higher value; 
this higher value increases the attenuation. This is why the classic S-K circuit can be considerably 
improved at higher frequencies by adding a supplementary voltage follower, which ensures low 
impedance of the filter output. 
te
l-0
04
17
83
8,
 v
er
sio
n 
1 
- 1
7 
Se
p 
20
09
CHAPTER 9: 
IV High performance active frequency filters 161
-80
-70
-60
-50
-40
-30
-20
-10
0
105 106 107 108 109
vOUT1
vOUT2
f [Hz]
100k 1M 10M 100M 1G
f [Hz]
N
[dB]
measured
simulated
⎟⎟⎠
⎞
⎜⎜⎝
⎛⋅
2
1log40
Z
Z
f
f
 
FIG .9.15: The measured and the simulated AC characteristics of the Sallen-Key filter 
(Fig.9.14) for the standard Type I (vOUT1) and Type II  (vOUT2) with increased 
suppression (R1=168Ω, R2=100Ω, C1=1.2nF, C2=560pF, OA=AD8055). 
In order to provide a comparison between the standard (vOUT1) and the buffered type II  (vOUT2) Sallen-
Key, a  sample of F0 = 1.5 MHz, Q0 = 1/√2 low-pass section was realized. The simulated and measured 
results performed with a 300MHz OA (AD 8055) show an important pole shift and, therefore, an 
increase of the stopband suppression in the order of ~20dB (Fig. 9.15) 
It is obvious that, for an identical operational amplifier, the presented type II Sallen-Key filter allows 
us to obtain higher attenuation in comparison with the type I S-K circuit. For instance, it can be shown 
that a 10 MHz type I Sallen-Key filter (R1 = R2 = 112 Ω, C1 = 200 pF, C2 = 100 pF ) reaches only 
average attenuation of -20dB in the stopband, whereas for the type II S-K roughly 40 dB is achieved. 
This rate of attenuation is sufficient for the cascade synthesis (the result obtained with the AD8055 
SPICE model).  
In order to compare both Type II and Type I Sallen-Key LP filters, the measurements shown in 
Fig. 9.15 were realized with identical values of passive components. Hence, Eq. (9-17) shows the 
dependency of fZ(2) only on C1 capacitor, whose value can be arbitrary selected. The choice of the filter 
impedance level (through the value C1) can be therefore used for the further increase of the stopband 
attenuation.  
Fig. 9.16 shows the characteristics of the section of type II S-K designed for various impedance levels. 
We can see the shift of the fZ(2) zero frequency with the simultaneous decrease of the value of C1, 
which conforms to Eq. (9-17). As a matter of fact, an excessive increase of impedance level may lead 
to the formation of secondary parasitic influences as discussed in section 8.4.  
A handicap of this approach is that one additional voltage buffer is needed. However, the function of 
this voltage buffer is to create a new, low impedance voltage output. As the unity follower has to 
ensure the low impedance output primarily in the passband area (i.e. at relatively low frequencies), an 
amplifier with a relatively low value of fT can be used. In some cases, we can even eliminate the 
voltage buffer by means of a direct connection between node (2) and  a high impedance input which is 
joined immediately to the filter (for instance, a high impedance input of an A/D converter). Moreover, 
proper choice of a low DC offset voltage follower can improve the final DC offset of the type II S-K 
filter as the output of VF1 is only AC-coupled. 
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FIG. 9.16: a) The simulation of F0=1.5MHz Q=1/√2 Sallen-Key type II section for 
various impedance levels b) the components values. The simulation was 
performed with the AD 8055 model 
However, the Sallen-Key filter is not an optimal structure in respect of the stop-band rejection. As it is 
the most frequently used structure in the cascade synthesis, its optimization can be important in the 
practical filter design. However, other biquadratic sections based on the operational amplifier can also 
show a good stopband attenuation rate. For instance, the use of a single-amplifier FDNR with serial 
losses in LP configuration as described in Fig. 9.9  (see [123], in the 1st figure (b)) exhibits a single 
parasitic zero. In the next section, we will present a structure based on the second generation current 
conveyor CCII which posses ideally no parasitic zero in the stopband area. 
 
9.5 Current Mode CCII Section Without Parasitic Zero 
A biquadratic structure containing no parasitic zero in the transfer attains ideally the -40dB/dec 
constant roll-off slope, which is limited only by parasitic leakage of the signal. The constantly 
decreasing AC transfer of -40dB/decade can be ensured by a 2nd order passive RC filter. However, the 
conventional RC 2nd order LP filters can only be designed for a quality factor lower than Q0 < 0.5. 
Therefore, an ideal solution would be to split the frequency bandwidth into two regions. These regions 
encompass a lower frequency area, where the resonance gain is provided by an active element, and a 
higher frequency area (stopband), where, the suppression should be ensured by a passive 2nd order RC 
bridge containing grounded capacitors. 
There are many methods applied in the design of biquadratic sections (see chapter 9.1). The design of 
filters based on a single active device (SAB) usually utilizes a generalized T-bridge. An example of 
the application of this technique is shown in [100]. The approach utilizing the biquadratic sections that 
use a single Current Conveyor CC has been presented in [124]. The “rules” defined in section 9.4.3 - 
together with the techniques presented in [100] - can facilitate the design of a CC-based biquadratic 
section characterized by high attenuation in the stop-band.  
 The presented network includes a second generation current conveyor CCII- (Fig. 9.17 a) containing 
three terminals: a low impedance voltage output X, a high impedance voltage input Y, and a current 
output Z. The transfers between these terminals are defined as: VX = VY, IZ = -IX and IY = 0 [126] (more 
details about CCII are provided in chapter 10).   
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FIG. 9.17: a) The internal structure of CCII± with parasitic Rx and Rz resistance, b) the 
matrix form of the transfer function  
The biquadratic section containing two grounded capacitors together with input and feedback resistors 
is depicted in Fig. 9.18. The input signal is connected to the low impedance input via resistor R1 and 
coupled with the current output terminal Z according to the relation IZ = −IX. The current source is 
loaded by the π-bridge C1, R2, C2. The transfer of such circuit reaches ideally the slope of -40dB/dec in 
the whole stopband area. 
CCII-
X
Y
Z
R1
R2 C1C2
1
vin
vOUT
 
FIG.9.18: The CCII- low-pass biquadratic section with no parasitic transfer zero in 
the stopband 
By means of an analysis performed with the ideal CCII- model (Fig. 9.17), the cut-off frequency and 
quality factor can be obtained in the following form: 
 2 1 2 20
1 2 11 2 1 2 1 1 2
1 1,
22 C C
R C C Rf Q
C C RR R C C Rπ =
= = ⋅ = ⋅+ . (9-18) 
Contrary to the type I and type II S-K (Fig. 9.14), this circuit has ideally no direct signal path between 
input vIN and output vOUT terminals. A potential direct signal path is interrupted here by a low (ideally 
zero) reverse transfer of the voltage buffer between terminals X and Y. The attenuation above cut-off 
frequency F0 is ensured by the above-mentioned passive network containing shunt capacitors. For this 
reason, terminal Y (located at the output of RC network) has been chosen as the filter output. 
In order to analyze the attenuation in the stopband, we have to use a complex model of a current 
conveyor which includes the frequency-limited transfer X→Y , the non-zero voltage buffer (X) output 
impedance, the frequency-limited IX→IZ transfer, and other properties. The mathematical analysis and 
numeric simulation of this type of network show that the decreasing voltage and current transfer as 
well as the final Rout value of terminal X have no negative impact on the stop band attenuation.  
For convenience, we provide here the result obtained by means of a simplified analysis. In this 
analysis, only the main imperfection of the conventional CCII is included, namely the frequency-
limited transfer X→Y and the non-zero value RX of terminal X. For this analysis, the voltage buffer is 
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realized by an operational amplifier characterized by the single pole model shown in Fig. 9.5. The 
analysis of the vout/vin frequency transfer results in the following expression: 
 ( )
( )
( )( )
2
00
2 2
00 00
( )
1
P
P
A s
H s
A ss s Q
ω ⋅ +Ω= ⋅ ω ⋅ +α ⋅ ++ ⋅Ω +Ω , (9-19) 
where 2 20 0s s Q+ ⋅Ω +Ω  is the standard 2nd order polynom with parameters Ω0 and Q0 given by 
Eq.(9-18). Parameter α is defined as α = ROUT/R2 << 1. This voltage transfer contains, in fact, one 
nominator zero which is eliminated by the denominator pole. The theoretical -40dB/dec roll-off slope 
in the stopband is practically limited only by the parasitic signal leakage (the input--output crosstalk). 
 Other parasitic parameters of CCII can be analyzed in the same way or by means of a simulation 
using the complex model. As we will show later, these simulations also result in the almost constant -
40dB/dec roll-off slope in a large frequency bandwidth. The limitation caused by the above-mentioned 
crosstalk is primarily due to the parasitic input-output capacity CX-Y.  
  In order to verify the performance of the circuit, an example of a 10MHz 4th order Butterworth low-
pass filter was realized using the current conveyor based on the CCII-K  network [127] (Fig. 9.20). 
The CCII-K allowed the current conveyor to be realized with discrete, commercially available 
components (the integrated version in 0.35 µm CMOS will be presented in the following chapter). The 
characteristic obtained by the measurements performed on the fabricated filter shows a very good rate 
of suppression reaching up to 100 dB (the 4th order filter). Such suppression on MHz frequencies is 
usually proper only to passive RLC filters. Note: Although the circuit is based on two active elements 
(the CCII and the unity follower), it still belongs to the SAB circuits.  
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FIG. 9.19: An example of measured AC response of the 10 MHz 4th order low-pass filter 
realized by means of the CCII-K circuit, Fig. 9.20 (OPA860+AD8055) 
The circuit in Fig. 9.18 contains, in reality, other parasitic elements not included in the analysis. One 
of the most important elements is the above-mentioned non-zero overlap capacity CX-Z, which causes a 
reverse voltage transfer X→Z. The influence of this capacity can be demonstrated by the simulation 
with final quality-factor capacitors C1 and C2 (a serial RQ model). The influence of CX-Z can be 
important for a low value of Q(C1,C2). Other parasitic effects may arise from, for instance, ground loops 
or parasitic transmission through power supply lines. Naturally, good performances can only be 
achieved by a proper design of the PCB respecting the general rules of RF design.   
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In order to show the importance of isolation between the direct signal way (provided by the “zero” 
reverse transfer between the X and Y terminals), we can use the concept of RCD low-pass filter shown 
in Fig. 9.9. In [123], a lossy FDNR one-port network described in Fig. 9.21 a) was presented. In this 
study, the limitation caused by the finite frequency bandwidth of the FDNR has been shown. The 
FDNR impedance 1/s2D of Fig. 9.21 a) arises in the node X of the CC. 
VF1 R2
R1
C2 C1
Z
Y
X
1
CCII+
 
FIG. 9.20: The realization of an inverting CCII- employing the CCII-K [127] circuit 
(CCII+ OPA 860, OA AD 8055) 
In this type of filter we can expect certain difference between the stopband attenuation achieved in the 
X and Y nodes; voltage transfer in these nodes has to be ideally equal. In order to show this difference, 
the voltage transfer was measured in both node X (output of the RCD LP filter) and node Y (output of 
the filter from Fig. 9.18). The measurements were performed using the CCII-K circuit shown in 
Fig. 9.20, and the resulting characteristics are plotted for various cut-off frequencies (Q0=1/√2) in 
Fig. 9.21. Here, the difference in the stopband characteristic can be evaluated for two cut-off 
frequencies: F0 = 5 and 10 MHz. 
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FIG.9.21: A comparison of the CCII biquadratic section from Fig. 9.18 and the lossy 
FDNR section a) The CC realization of the FDNR [123] and b) the resulting 
voltage transfer for various F0 frequencies.  
In the characteristics shown in Fig. 9.21 b), an increasing voltage transfer at resonant frequency can be 
observed; this increase becomes more significant at higher frequencies. The last characteristic with 
resonance peak at 30 MHz was designed for F0 = 50 MHz. In comparison with instances of significant 
shift of Ω0 and Q0, the transfers of the stopband remain unaffected and are independent of F0.  
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Both realizations (the cascade and the FDNR) were used in higher order filters. Fig. 9.22 shows a 
10 MHz low-pass filter realized as a 5th order cascade filter (a) and a 5th order RCD simulation of a 
lossy-ladder RLC (b). The RCD design was based on the Button transformation of lossy-ladder RLC 
prototypes [104]. The model of the CCII used for the simulation is the MOS transistor level CCII- 
current conveyor developed in the next chapter (Fig. 10.6).  The simulations show very good high 
frequency properties of the cascade filter, whereas the attenuation of the RCD filter corresponds to the 
conclusions described in [123]. 
  
FIG. 9.22: A low- pass 5th order 10MHz Butterworth filter designed as a) a cascade 
realization using the biquadratic sections from Fig.9.18 and b) the FDNR 
simulation of the lossy RLC  
A structure similar to the one shown in Fig. 9.21 a) (designed for F0 = 1.5 MHz) has been also realized 
using a second generation current conveyor integrated in CMOS 0.35 µm. The results will be shown in 
the following chapter (see Fig. 10.14). 
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FIG. 9.23: Simulated characteristics of the LP frequency filters shown in Fig. 9.21. 
(Simulated with a transistor-level CCII, Fig. 10.6) 
Similarly as in the previously presented type II Sallen-Key filter, an additional voltage buffer is used. 
The voltage buffer has to provide low impedance primarily in the pass-band area (i.e. at relatively low 
frequencies), and therefore a low fT (low power consumption and low cost) operational amplifier can 
be used.  
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10.1 Current Conveyor 
The current conveyor (CC) is a versatile three-terminal electronic device which enables the realization 
of various functions in the design of electronic circuits. The most important field of application is in 
the current-mode analog signal processing [135], [136]. In contrast with the voltage mode approach, 
the current-mode signal processing uses the currents as a state variable. This approach often offers 
improved performances as compared with operational amplifier-based circuits; the improvement is 
measurable in terms of, for example, bandwidth or facility of integration..  
    As a matter of fact, several generations of CC are recognized, and among these the most important 
ones are the first and the second generation current conveyors: the CCI and CCII [135], [136], [138]. 
In the following sections, the design and integration will be presented of a high performance second 
generation inverting current conveyor CCII- in a regular 0.35 µm CMOS process (AMS).   
The main motivation and aims behind the design and integration of the current conveyor are 
expressed in the following points: 
1) The aim to validate the new CCII-based LP biquadratic section (chapter 9.5). This 
biquadratic section with high stopband attenuation is based on the division of frequency 
bandwidth between the active element, which provides the resonance gain at cut-off frequency, 
and the passive RC network, which facilitates the maintenance of high attenuation up to very 
high frequencies. The necessity of the development mainly results from the fact that a discrete 
version of the CCII- is not commercially available. In order to demonstrate the good high-
frequency performance of the biquadratic section, we aim the cut-off frequencies of filters in 
units of MHz. Such cut-off frequencies are relatively difficult to achieve with standard CMOS 
operational amplifiers.  
⇒
 
FIG. 10.1: a) The structure of CCII± with parasitic RX and RZ resistance, the equivalence 
of CCII- with an ideal transistor MOS  
10 DESIGN OF CMOS SECOND GENERATION CCII- 
10.1 CURRENT CONVEYOR............................................................167 
10.1.1 SECOND GENERATION CURRENT CONVEYOR ..................168 
10.1.2 BASIC STRUCTURE OF THE CURRENT CONVEYOR ...........168 
10.1.3 REAL PROPERTIES OF CCII...............................................169 
10.2 CMOS REALISATION OF THE CCII-.....................................169 
10.2.1 LOW IMPEDANCE VOLTAGE BUFFER ...............................170 
10.2.2 CCII- CMOS CURRENT CONVEYOR ................................172 
10.3 CMOS INTEGRATION OF CCII-............................................174 
10.3.1 AC & DC CHARACTERISTIC OF INTEGRATED CIRCUIT ....174 
10.3.2 1.5MHZ 5TH ORDER LP FILTER..........................................177 
10.4 CONCLUSION ..........................................................................178
te
l-0
04
17
83
8,
 v
er
sio
n 
1 
- 1
7 
Se
p 
20
09
DESIGN OF 2ND GENERATION CURRENT CONVEYOR CCII- 
 
IV High performance active frequency filters 168
2) The aim to design a universal high-performance CCII device. The analysis presented in the 
previous chapter has shown the importance of low resistance rout of the voltage output in the 
design of active frequency filters. A very low (and frequency-independent) value of rout ( = rx) 
can improve the properties and frequency range of ordinary CCII-based circuits.  
This chapter presents an introduction of the basic principle and structure used in the integration of 
CCII. In sections 10.2 and 10.3, the design of the current conveyor in CMOS is described. Here, low 
impedance of the output buffer is investigated as a principal objective of the design. In the last part, 
the layout and integration of the circuit are presented. The performances are verified by measurement 
of the circuit fabricated in CMOS 0.35 µm. An example of the 1.5 MHz low pass-filter with high 
attenuation in the stopband is presented at the end of the chapter.  
10.1.1 The Second Generation Current Conveyor 
The second generation current conveyor is a three-terminal device with low impedance voltage output 
X, high impedance voltage input Y, and high impedance current output Z. The different facets of the 
relationship between the terminals are given by the following transfer matrix: 
 
0 0 0
1 0 0
0 1 0
y y
x x
z z
i v
v i
i v
⎡ ⎤ ⎡ ⎤ ⎡ ⎤⎢ ⎥ ⎢ ⎥ ⎢ ⎥= ⋅⎢ ⎥ ⎢ ⎥ ⎢ ⎥⎢ ⎥ ⎢ ⎥ ⎢ ⎥±⎣ ⎦ ⎣ ⎦ ⎣ ⎦
, (10-1) 
where the polarity of the output current iz results in a different notation CCII+/-. The structure of CCII 
is illustrated in Fig. 10.1, where one controlled source and one voltage follower are used. In this 
figure, a similarity between the CCII and an ideal transistor MOS can be observed. This similarity is 
expressed by the zero VTH voltage and zero channel conductance of the transistor (i.e. gDS = 0).  
  In Fig. 10.1, the zero voltage VTH is provided by a unity gain follower connected between terminals 
X and Y. The transfer of current is realised between the voltage output terminal X, from which the 
output current IX is conveyed to the output terminal Z. 
Due to the similarity with a simple transistor, the CCII is frequently referred to as a diamond 
transistor or transconductor. 
 
10.1.2 The Basic Structure of the Current Conveyor 
The approaches used in the design of current conveyors are generally based on the realisation of 
controlled sources as shown in Fig. 10.2 [137]. In this figure, a unity gain voltage follower can be 
identified. The current transfer IX→IZ is provided by the sensing of bias currents IB+ and IB-. The 
output current IZ results from the difference between the positive and the negative bias currents and 
can be delivered by applying the KCL as:  
 Z X B BI I I I− += − = −  (10-2) 
In Fig. 10.2, the unity gain follower is realised by an operational amplifier. This operational amplifier 
is biased by a first pair of current mirrors sensing the currents IB+ and IB-. These currents then merge 
onto the output node Z. In the case of the circuit illustrated by Fig. 10.2, the inverting type CCII- is 
realised. Opposite polarity (CCII+) can be obtained by means of eliminating the second pair of current 
mirrors. 
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FIG. 10.2: The structure of CCII- using the sensing of supply bias currents [137]  
 
10.1.3 Real Properties of CCII 
The practical use of the current conveyor is affected, similarly as the use of the operational amplifier, 
by a limited frequency range and DC errors. The most important parameters for high frequency 
applications are the AC voltage transfer VX→VY and output resistance RX of the voltage buffer. As a 
matter of fact, the two parameters are dependent on each other (e.g. an increase of the cut-off 
frequency of transfer VX→VY leads to lower output resistance at higher frequencies).Therefore,  the 
output resistance RX( f ) will be further considered as the most important parameter related to the high 
frequency performances of the voltage follower.  
Generally, the appearance of output resistance RZ in node Z (Fig. 10.1) is considered as a main DC 
imperfection of the CC. However, the influence of this parameter depends on the application. The final 
impedance of node Z can be related to the absolute current transfer IX→IZ. This impedance can derive 
an important part of the current IZ and violate the condition IX = −IZ. Moreover, this effect can be 
accentuated at higher frequencies, where the impedance is affected by the parasitic capacity CZ. 
Considering the low-pass biquadratic section described in Fig. 9.18, the current node Z is loaded by a 
shunt capacitor C2 which value is supposed to be much higher than the parasitic capacity CZ. It follows 
from this that the final output resistance can affect only the required DC transfer of the filter. 
Contrary to this, the limited frequency range and the final output impedance of the voltage buffer can 
affect the values Ω0 and Q of the filter. This is in accordance with Eq.(9-18), where the non-zero 
resistance of voltage buffer RX( f ) is serially connected with R1 (Fig. 9.18) (i.e. enters in the equations 
of Ω0 and Q). An example of such effect can be seen in the measured characteristics given in Fig.9.21.  
In the following text we will focus on the design of the low output impedance voltage follower as a 
critical part of CCII. 
 
10.2 CMOS Realisation of the CCII- 
The design of the second generation current conveyors can be realized in many different ways [143]. 
As we have pointed out in the above-stated sections, our attention is focused on the very low 
impedance of the output buffer rx (= rout). In addition, we require a high driving capacity of both X and 
Z output terminals.  
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  In the design of active frequency filters, a low value of output impedance is related to the 
impedances of passive elements of the filter which are taken at the frequencies of interest (e.g. at Ω0 or 
the frequency region of the stopband). In our design, output resistance RX is expected in the order of 
ohms from DC up to several MHz.  
 The design of the low output resistance voltage buffer can utilize many special approaches. 
Generally, terms can be found that describe the output impedance as a difference of transconductances 
or that result from the use of feedback (e.g. [142], [143], [144], [145]). As an interesting and typical 
example, a circuit based on the subtraction of transconductances is shown in the design of a universal 
voltage conveyor (UVC) [12]. The voltage buffer utilizes four OTAs. However, it can be shown (by 
means of simulation) that a critical point of this structure [145] is the complexity of the circuit. The use 
of four (i.e. Miller) OTAs produces complicated CMOS circuits, which contain many parasitic 
capacitances limiting the frequency bandwidth. 
In order to reduce these parasitic capacitances, a circuit using only a few transistors will be used in the 
following design. The parameters of this circuit will be optimized by a mathematical analysis and 
computer simulations. 
 
10.2.1 The Low Impedance Voltage Buffer 
The circuits of CMOS unity gain followers are widely discussed in related sources. The above-
defined electrical specifications lead to the choice of voltage follower, which has been derived from 
the design of “a fully differential voltage buffer [91]”. The circuit adapted for use in the CCII is 
described in Fig. 10.3.  
In
OutIb
Mi Mf
Mo1
Mo2
Mb2
Mb1
Mb3
Mb4
Vgs(f)Vgs(i)
Ib(2)
Ib(2)/2
Ib(2)/2
VSS
VDD
 
FIG. 10.3: The unity gain voltage follower. 
The main feature of the circuit in Fig. 10.3 is a zero DC offset of the output voltage, e.g. Vin=Vout. This 
feature relies on accurately matched transistors, namely the input transistor Mi and the feedback 
transistor Mf. Both the transistors are biased by constant currents of values Ib(2)/2 (see Fig. 10.3). The 
gate of Mi is the input (In) and the gate of diode-connected transistor Mf is connected to the output of 
the buffer (Out).  In order to provide the accurate transfer Vin=Vout, the bias currents have to be set to:  
 ( ) ( ) ( 2)
1
2D Mi D Mf B Mb
I I I= = . (10-3) 
The open loop amplification of the circuit shown in Fig. 10.3 is realised in the high impedance node 
(D) of Mi. Additional amplification is achieved by the output common source amplifiers Mo1 and Mo2. 
Transistor Mb4 is important for the biasing of Mo2 via the value VGS(Mb3). Transistor Mf provides the 
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feedback, ensuring the unity voltage gain and zero DC offset of the voltage follower. In the original 
design [91], the output resistance rout was not investigated as an important parameter.  
Fig. 10.4 shows a simplified linearized model of the voltage buffer shown in Fig. 10.3, containing the 
Mi and Mf input and feedback transistors (i.e. represented by gmi and gmf), and the output transistors 
Mo1 and Mo2 (both substituted by gmo). In this model, two important parasitic parameters were also 
included, namely resistances r1 and r2 resulting from the channel length modulation of transistors Mb1 
and Mb2. 
 
FIG. 10.4: A simplified small signal model of the unity voltage follower from Fig. 10.3 
(we consider gmo = gmo1 + gmo2)  
Voltage transfer of the circuit from Fig. 10.4 can be determined from the nodal equations. This 
transfer G0 can be expressed as a function of transconductances and resistances r1 and r2,  
 2 1 2 10
2 1 2
mi mf mo mf mi mo miout
in mi mf mf mi mf mo
g g r g g g r r g g rvG
v g g r g g g g r r
⋅ ⋅ + ⋅ ⋅ ⋅ ⋅ + ⋅ ⋅= = ⋅ ⋅ + + ⋅ ⋅ ⋅ ⋅ , (10-4) 
which can be simplified by assuming identical (matched) transistors Mi and Mf as well as matched bias 
current sources Mb1 and Mb (i.e. r1 = r2): 
 
1 2
22 1 1
0
2 1 2
1
1 mi mf
mf mo mf momi
g gmf mi mi mo
r r
g r g r g g r rgG
g g r g g r r =
= ≈∞
⋅ + ⋅ + ⋅ ⋅ ⋅= ⋅ ≈+ ⋅ + ⋅ ⋅ ⋅ . (10-5) 
As noted in this Eq.(10-5), voltage transfer G0 is very close to desired value – unity (see an example 
of simulation in Fig. 5.29, chapter 5). However, the analytical results (10-5) match for the infinite load 
resistance only. To evaluate the driving capacity of the voltage buffer, the output resistance can be 
deduced as vout/iout. This can be calculated for identical gmi = gmf = gm and the grounded input as: 
 2
2 1 2 1
2 1 2 0outout
out mf mo m m mo m
v rr
i r g r r g g g r g g
⋅ += = ≈ ⇒⋅ + ⋅ ⋅ ⋅ + ⋅ ⋅ , (10-6) 
Here, a method allowing the optimization of output resistance rout via the values of r1, gmo and gm can 
be seen.   
The frequency bandwidth of the voltage buffer from Fig.10.3 is determined by the high impedance 
node at the drain of Mi. Here, capacitance C’ contributes to the dominant time constant, which is 
determined primarily by CGS of Mo1 (see chapter 2.4.1). A frequency dependence of the output 
impedance Zout(jω) can be obtained from the previously derived DC output resistance (10-6) by 
replacing r1 with a new impedance z1: 
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1
'
1
1
1z j C
r
ω
−⎛ ⎞→ +⎜ ⎟⎝ ⎠
. (10-7) 
This substitution allows us to compute the zero frequency ωz of the output impedance Zout(jω): 
 '
1
1
z r C
ω = ⋅ . (10-8) 
It is evident that, in order to achieve a high bandwidth, a low value of C’ is required. Moreover, when 
using the feedback, frequency compensation may be required in order to eliminate oscillations (see 
chapter 4). In the case of Fig. 5.13, the stability of voltage buffer was evaluated by simulation. This 
simulation has results in an optimal value of C’, determined by the 1 channel dimension (W·L) of Mo1.  
 
FIG. 10.5: Implementation of current sensing applied to the voltage buffer shown in Fig. 10.3  
The dependence of output resistance rout and transconductance gmo was expressed by Eq.(10-6). As we 
can see in Fig. 10.3, the operating point of Mo1 and Mo2 (and thus the value gmo) results from the VGS 
voltage of Mb4. This voltage can be controlled by the size of the transistor (W/L)b4 or the bias current ID 
(drain current of Mb3). However, the operating point also results from process parameters KP and VTH 
(the output transistors are self-biased). Consequently, the drain currents of Mo1 and Mo2 have to be 
carefully verified (e.g. by a corner analysis) in order to eliminate unexpected excessive consummation 
and to reach low output resistance.  
10.2.2 CCII- CMOS Current Conveyor 
The unity gain voltage follower shown in Fig. 10.3 can be used in the concept of CCII shown in 
Fig. 10.2. The previously described technique of current sensing, which is applied to the VDD and VSS 
terminals, is depicted in Fig. 10.5. This current sensing can provide an accurate current transfer 
between terminals X and Z. However, we can expect a reduced maximal peak-to-peak voltage of 
terminal X. This is due to the use of two transistors, which are serially connected between the output 
transistors Mo1 and Mo2 and supply voltage terminals (causing a voltage drop 2×VGS). 
The cascading of the transistors can be avoided by sensing the gate driving voltage VGS of Mo1 and 
Mo2, accomplished by two supplementary transistors. This sensing of the VGS voltage was used in the 
design of the conveyor, where a high peak-to-peak output voltage VX is obtained. Fig. 10.6 shows the 
CCII- containing the voltage buffer presented in chapter 10.2.1, biased by a floating current source Ib. 
The transfer IX → IZ is provided by four transistors Mm1 − Mm4. It is evident that, to obtain the  accurate 
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current transfer, the transistors of the output buffer and the transistor measuring their VGS need to have 
an identical dimensions (i.e. (W/L)Mo1=(W/L)Mm1 and (W/L)Mo2=(W/L)Mm2 – see transistor dimensions 
in Tab. 10.1) 
 
FIG. 10.6: Integrated CMOS CCII-. The transistor sizes and operating points are 
listed in Tab. 10.1 
By inspecting the circuit in Fig. 10.3 we can observe a difference between the drain currents of Mo1 
and Mo2. This difference is due to the constant bias current Ib(2)/2 passing through the feedback 
transistor Mf . However, Eq.(10-2) requires the steady state current to be equal for both output 
transistors (i.e. IB+ = IB- for IX = 0). The condition IB- = IB+ can be achieved by an additional current 
source realised by transistor Mb5, as shown in Fig. 10.6. In this way, the gate of the feedback transistor 
Mf becomes a high impedance input, and no additional current is added to IB+.  
    TAB. 10.1: TRANSISTOR SIZING AND DETAILED OPERATING POINTS FOR CCII- IN FIG. 10.7  
NAME Mi Mf Mb1 Mb2 Mb5 Mo1 Mo2 Mb3 Mb4 
Size/type N:800/1 µ N:800/1µ P:400/5 µ N:401/5µ P:400/5µ P:400/2µ N:1000/3µ N:400/5µ N:100/1µ 
ID 401u 400u -401u 802u -403u -2,32m 2,33m 800u 800u 
VGS 1,39 1,39 -1,68 1,28 -1,68 -2,06 1,19 1,28 1,74 
VDS 1,83 1,39 -2,06 1,11 -2,5 -2,5 2,5 1,19 3,81 
VBS -1,11 -1,11 0 0 0 0 0 0 -1,19 
VTH 1,33 1,33 -1,02 769m -1,02 -1,04 781m 769m 1,35 
VDSAT 86,7m 86,6m -515m 317m -515m -800m 262m 317m 286m 
gM 6,32m 6,31m 1,17m 2,96m 1,17m 4,24m 10,5m 2,95m 3,61m 
gDS 11u 11,3u 3,86u 2,41u 3,46u 48,2u 5,68u 2,22u 6,33u 
gMB 2,38m 2,38m 376u 1,39m 378u 1,34m 5,02m 1,39m 1,35m 
NAME Mb6 Mb7 Mm1 Mm2 Mm3 Mm4 Mm5 Mm6 
Size/type P:800/5µ N:400/5µ P:400/2µ P:800/3µ P:800/3µ N:1000/3µ N:800/4 N:800/4µ 
ID -800u 800u -2,37m -2,33m -2,37m 2,33m 2,37m 2,37m 
VGS -1,68 1,28 -2,06 -1,91 -1,91 1,19 1,33 1,33 
VDS -1,68 1,28 -3,67 -1,91 -3,3 3,09 1,33 1,7 
VBS 0 0 0 0 0 0 0 0 
VTH -1,02 769m -1,04 -1,03 -1,03 781m 773m 773m 
VDSAT -515m 317m -801m -688m -688m 262m 343m 343m 
gM 2,33m 2,95m 4,34m 5,01m 5,11m 10,5m 8,02m 8,02m 
gDS 8,58u 2,09u 37,1u 38,7u 27,8u 5,51u 6,17u 5,16u 
gMB 749u 1,39m 1,37m 1,59m 1,62m 5,03m 3,75m 3,76m 
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  The dimensions of the transistors have been calculated with respect to the previously defined 
parameters, mainly with respect to low output resistance of the voltage buffer and low DC offset. An 
important parameter in the design is also the low input capacity of terminal Y. The input capacity is 
determined by (W·L)Mi and requires the use of a narrow channel transistor Mi (LMi = 1 µm). Contrary to 
that, the bias transistors (Mb1−Mb7) are of the wide channel type in order to provide very low DC offset 
and good matching of the output transistors (Mo1, Mo2) bias currents.  
The value of the output transistors bias current is an important parameter determining the value of 
output resistance (see Eq.(10-6)). In addition, this current determines the total power consumption of 
the current conveyor. This consumption reaches approximately 4×IMo due to double folding of the 
output current provided by transistors Mm1 - Mm6. 
 The AC characteristic of the voltage follower is not frequency-compensated with a special 
capacitor. A sufficient compensation is provided only by the CGS capacitance of both Mo1 and 
Mm1 transistors, ensuring the stability of the unity gain follower. The dimensions of all 
transistors as well the corresponding operating points are listed in Tab 10.1. 
10.3 The CMOS Integration of CCII- 
The layout of the current conveyor shown in Fig. 10.6 was provided in the Cadence® environment 
and integrated in a conventional process CMOS AMS 0.35 µm (Fig. 10.7). During the layout, all rules 
mentioned in chapter 7 were respected. In particular, the high driving capacity of X and Z outputs 
require the use of large metallic interconnections and multi-finger transistors, which can be seen in 
Fig. 10.7. 
 The integrated circuit has been characterized in order to investigate the basic AC and DC parameters. 
An example of application in a 1.5 MHz low-pass filter based on the CCII biquadratic section with 
high stopband suppression was also realised, and it is shown in section 10.3.2.  
 
 
a) b) 
FIG. 10.7: a) Layout of the CCII- in Cadence® environments b) microphotography of the 
fabricated CCII- in CMOS 0.35 µm (die size 500×350 µm2)  
10.3.1 The AC & DC Characteristics of the Integrated Circuit 
In this section we will provide the basic DC and AC characteristic obtained by measurements of the 
manufactured circuit. The main measured features are summarised in Tab. 10.2. 
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TAB. 10.2: MAIN FEATURES OF INTEGRATED CCII- MEASURED AT T = 290 K 
VDD +/- 2.5V
Quiescence current 11 mA 
Port X,Z voltage swing +/- 1.5 V 
Port X,Z driving capacity +/- 20 mA
Port Z DC impedance  ~7.5 MΩ 
Port X offset voltage 2.7 mV 
Port Z offset current 2.25 µA 
-3dB AC transfer Y→X ~110 MHz
Port X resistance  @  DC 2 Ω 
Port X impedance @ 1MHz 2.5 Ω 
Port X impedance @ 10MHz 8.5 Ω 
 
The measurements of DC characteristics allow us to verify the basic functions of current conveyor, as 
described by transfer matrix (10-1). This verification was provided by an automatic test bench 
containing one voltage/current generator and one voltmeter.  
Fig. 10.8 shows the measured transfer between terminals X, Y and Z. The input voltage VY was swept 
in the range of ± 2.5 V. The voltage VX was measured on terminal X, i) open and ii) loaded by resistor 
RL = 500 Ω. This load resistor enables the generation of current IX and, consecutively, the generation 
of current IZ. For the required IX = −IZ, a resistor of identical value (500 Ω) can be connected to 
terminal Z in order to provide a voltage drop VZ = −VX. In this way, the DC transfer between all the 
three terminals can be measured at the same time.  
-3.0
-1.5
0
1.5
3.0
-3 -2 -1 0 1 2 3
 
FIG. 10.8: The DC transfer characteristic: voltage Y→X transfer for the X terminal, 
open-ended and loaded by 500 Ω, X→Z current transfer for both the X and 
the Z output loaded by matched resistances 500 Ω. 
In Fig. 10.8, a very good linearity of transfer Y→X can be observed. This is caused by the voltage 
feedback via transistor Mf. Moreover, we have obtained an accurate current transfer X→Z having a 
gain very close to -1.   
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The parameter related to output resistance rx is the maximal driving capacity. The driving capacity is 
limited by the maximal (positive and negative) currents of terminals X and Z. The measured 
characteristic, Fig. 10.9, shows the maximal current value of ± 20 mA and has very good linearity 
within the range of ± 10 mA.  
As already mentioned, the high impedance of terminal Z is not critical in our application. Hence, its 
value was measured (by means of an external current source IZ(extern)) and shows 7.5 MΩ (Fig. 10.10), 
which is a very good result for CMOS (note that this value exceeds the simulated value of gDS of the 
Mm3 and Mm6 transistors, see  Tab. 10.2).   
-20
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20
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FIG. 10.9: The measured X→Z static current 
transfer 
FIG. 10.10: The measured impedance of  
  terminal Z 
The AC test was performed in order to determine the frequency transfer v(y)/v(x) and the value of 
output resistance rx( f ). Fig. 10.11 shows the simulated and measured frequency response v(y)/v(x). The 
measurement was effected with a small (~pF) load capacitance and exhibits resonance of around 
100 MHz (the simulation was performed with the zero capacitive load).   
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FIG. 10.11: The Measured and simulated AC 
response of the unity gain voltage buffer 
(measured with ~3 pF load) 
FIG. 10.12: The measured and simulated 
resistance of output terminal X  
The most important result is shown in Fig. 10.12, where output resistance was plotted as a function of 
frequency. This characteristic confirms the selected design approach, allowing us to achieve the low 
and frequency-constant output resistance by means of the use of a feedback structure with minimized 
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parasitic capacitance (i.e. using simple architecture). Fig. 10.12 shows the low value of rx: 2.5Ω/1MHz 
and ~8.5Ω/10MHz, which can be favourably compared with another result achieved in CMOS (for 
instance [145], [146], [147]). 
10.3.2 Application of the CC in 1.5MHz 5th order LP filter 
One of the aims of the design was to verify the parameters of the biquadratic cascade section from 
Fig. 9.18, which features high attenuation in the stopband. A 5th order low-pass cascade filter 
containing two biquadratic sections introduced in Fig. 9.18 and one 1st order section is shown in Fig. 
10.13. The filter is composed of two integrated current conveyors and two unity gain voltage 
followers. The voltage followers were also added into the input and output of the filter in order to 
operate the circuit in ideal conditions. These buffers were built with AD8055 operational amplifiers.  
 
FIG. 10.13: Cascade realization of the 5th order LP filter (Butterworth) using Fig. 9.18  
low- pass cascade section  
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FIG. 10.14: The measured and the simulated characteristic of 1.5MHz 5th ord. Fig. 10.14 
LP filter realised with Fig. 10. 7 CCII- 
In order to demonstrate the performance of the filter, we used the PCB support as described in 
Fig. 8.5. However, this multi-purpose PCB circuit was not optimized for high frequencies (i.e. 
shielding, crosstalk, and other aspects), which can cause the spurious transfers and limits the stopband 
attenuation (e.g. we can refer to a resonance peak at f  ≈ 100 MHz in Fig. 10.14). Nevertheless, the 
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measured frequency transfer shown in Fig. 10.14 exhibits a very good rate of suppression reaching 
approximately -50dB for the 1st biquadratic block of filter.  
The simulation results shown in Fig. 10.15 were provided on the transistor level using the CCII-  
Fig. 10.7 (SPICE Level-7). For the 1st order biquadratic block, (where the attenuation in the stop-band 
is not affected by the cornstalks) the simulations agree well with the measurements.  
10.4 Conclusion 
A design of CMOS, second generation current conveyor CCII- was reported in this chapter. In the 
design, the structure of CMOS output buffer was optimized in order to reach the low output resistance 
at MHz frequencies.  
As initially required, the integrated current conveyor can be advantageously used in the frequency 
filters up to MHz frequencies. This is due to the good achieved performances. For instance, the 
measured output resistance of node X was particularly low, e.g. 2.5 Ω at 1MHz (see Fig. 10.12). Such 
low impedance was the important objective of design and would allow to realise frequency filters 
having the high dynamic range at higher frequencies (high attenuation in the stopband). Moreover, the 
obtained DC performances such as high driving capacity (+/- 20mA, Fig. 10.9) or the linearity of 
voltage transfer (Fig. 10.8) make this device suitable for high accuracy circuits, as required by the 
laboratory instrumentation. The example of 1.5 MHz frequency filter demonstrates the good 
performance of the biquadratic section was presented in the last paragraph. 
   The high AC and DC performances were also a criterion in the layout of the integrated circuit. This 
layout was provided in regular 0.35 µm silicon CMOS technology and the circuit was patterned on a 
silicon wafer in the AMS foundry (die size 500×350 µm2).  
The integrated circuit achieves parameters competitive with the state-of-the-art and complies with the 
requirements of high performance test bench, applied to the development of new generation 
bolometric THz detectors.  
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Conclusion of part IV 
The partial conclusion concerning the IIIrd part: “Design of CMOS Feedback-Free Differential 
Amplifiers for Wide Temperature Range” is provided on the page 129.   
In the IVth part of the thesis we have presented certain methods improving the parameters of analog 
filters, namely their maximal frequency and dynamic ranges. These filters will be used in the low 
noise cryogenic test-bench intended to facilitate the development of the THz bolometric detectors as 
well as the development of the other projects related to this thesis. 
 Following a list of objectives, a theoretical review of the continuous-time frequency filters has been 
done in chapter 8. At the end of this chapter, an example is introduced of an adaptive system of 
frequency filter developed by the author; the system was presented in order to demonstrate the good 
performances of analog signal processing. These performances can be favorably compared to the 
current solutions using the DSP.  
As described in the section “goals of the work”, our primary aim is to define the methods allowing  an 
increase of the frequency range of frequency filters that are based on standard technologies and 
components (such as the low-cost CMOS amplifiers). In this respect, low stopband suppression was 
pointed out as a fundamental limiting factor, mainly for the reason that it is a consequence of the real 
properties of active devices. Two analyses were performed as an example indicating a way which 
allows us to increase the stopband suppression. Briefly, this technique consists in the shifting or 
cancelling of the parasitic transfer zeros in frequency responses of an active filter.  
When applied to the design, the technique enables us to obtain a structure called type II Sallen-Key 
low-pass filter, whose parasitic zero can be arbitrarily selected. The presented approach allows the 
frequency response of this widely used structure to be improved by means of using one additional 
voltage follower and realizing an optimal choice of impedance level. We have demonstrated this 
improvement by simulation and measurements: an increase was obtained in the stopband attenuation 
of ≈ 20 dB without optimization and of ≈ 50 dB with optimization.  
In the following paragraph, a biquadratic structure having ideally no parasitic zero has been designed 
and successfully tested at frequencies up to 20 MHz; we have observed constant and high attenuation 
during the measurements. This biquadratic section using the current conveyor CCII is based on the 
separation of the frequency span into two types of regions, namely a low frequency region covered by 
the active element, and the stopband one, where the high attenuation is ensured only by a passive RC 
network. As an example, a 10 MHz cut-off frequency Butterworth filter of the 4th order was realized 
with the rate of attenuation reaching 100 dB. 
In order to facilitate the utilization of this biquadratic filter, an integrated high performance current 
conveyor (CCII-) was designed and realized in the CMOS 0.35 µm process (chapter 10). The main 
argument to justify the design was the realization of the previous biquadratic section testing. We also 
wished to materialize a versatile component with superior performances; this component is important 
for the future research in the domain. The performances of the conveyor were optimized in order to 
provide a low value of the voltage buffer output resistance R(X). Our strategy was to utilize an optimal 
(CMOS) structure containing only several elements (i.e. only a small number of parasitic 
capacitances) and to provide its mathematical optimization. For instance, we measured mainly the low 
output resistance of node X: 2.5 Ω at 1MHz, but also the high driving capacity (+/- 20mA, see 
Fig. 10.9) and good DC linearity of the CCII. This makes the device suitable for high accuracy 
circuits, which is required by laboratory instrumentation.  
As described in the above-stated text, the results of the work presented in the 4th part were already 
applied in practical projects related to this thesis and they are intended to be utilized in the process of 
development of new generation bolometric THz detectors.  
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Présentation 
Le sujet de ce travail de thèse doctorale porte sur la conception de circuits électroniques analogiques, 
destinés à des capteurs THz, de type bolomètres. L’électronique développée dans cette thèse est un 
important maillon de la chaîne de traitement des signaux issus des ces capteurs. Avant d’aborder les 
aspects techniques, nous exprimerons les objectifs de cette thèse en quelques mots-clés : 
 
? Amplification à faible bruit; 
? Mise en œuvre cryogéniques;  
? Basse consommation; 
? Large plage de dynamique et précision. 
 
Le sujet traité dans ce manuscrit est réparti en trois groupes principaux. Après une introduction du 
sujet (partie I – chapitres 1, 2, 3) nous étudierons dans une partie II abordée au chapitre 4 
l’amplification pour un imageur-test contenant quatre-pixels. Ici, nous définissons une configuration 
optimale, utilisant des amplificateurs différentiels CMOS de gain G0 = 40 dB et fonctionnant en 
boucle ouverte. L’utilisation de cette configuration « inhabituelle » peut conduire à une bande passante 
plus grande (dû au non-besoin d’une compensation fréquentielle), à une  très grande impédance 
d’entrée et un bruit réduit, en raison de l’absence de réseau de contre-réaction. 
 En dépit de ces avantages, un amplificateur en boucle ouverte souffre couramment d’une variation 
importante de son gain, en raison de la dispersion de paramètres du process. De ce fait, la deuxième 
partie du travail s’appuie sur la conception d’amplificateurs CMOS sans contre-réaction, de gain  fixé 
avec précision (G0 = 40 dB), et ceci dans une plage de températures allant de 70 K à 390 K. Nous 
définissons au chapitre 5 les structures et les principales innovations, permettant d’atteindre ces 
objectifs et aboutir à deux réalisations d’amplificateurs différentiels : l’amplificateur de Type I basé 
sur la fixation du gain par des rapports géométriques des transistors, et l’amplificateur linéaire de 
Type II, basé sur une stabilisation du gain par une compensation thermique élaborée. Les deux 
amplificateurs font appel à un nouvel élément appelé « transistor synthétique à basse 
transconductance » (low transconductance composite transistor). L’optimisation du lay-out en 
technologie CMOS 0.35 µm est également présentée. Dans le chapitre 7 nous présentons les résultats 
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obtenus sur les circuits intégrés CMOS, qui ont montré des performances très intéressantes, 
comparables à l’état de l’art dans le domaine. 
La partie III de la thèse est dédiée à des filtres de fréquence actifs, considérés comme des éléments 
essentiels d’une chaîne de traitement de signal bas bruit. Dans cette partie, nous nous appuierons sur 
l’étude des limitations causées par les éléments actifs, réels. L’analyse de ces limitations sera utile par 
la suite pour la conception de deux structures des filtres passe-bas biquadratiques, ayant des 
performances améliorées notamment en ce qui concerne l’atténuation aux hautes fréquences. Ceci 
permet d’aboutir à des fréquences de coupure plus élevées, comme vérifié par les mesures. Le dernier 
chapitre 10 est dédié à la conception d’un convoyeur de courant CCII- en CMOS 0.35 µm. Ce 
convoyeur est destiné à être utilisé dans la section biquadratique conçue dans la chapitre 9. Les 
performances de ce convoyeur ont été optimisées afin d’obtenir une impédance de sortie très basse (de 
l’ordre de l’ohm à des fréquences des quelques MHz). 
Dans ce résumé, nous allons brièvement présenter les principes et les résultats obtenus avec les circuits 
réalisés. La description complète et détaillée est traitée dans ce manuscrit en anglais.   
Les travaux présentés dans cette thèse s’inscrivent dans le programme NanOtime, sous un contexte 
collaboratif entre quatre laboratoires en France et en République Tchèque : LGEP-Supélec, et L2E 
associés à l’Université de Pierre et Marie Curie – Paris 6, le Département d’Electronique  Théorétique 
de l’Université Technique de Brno et l’Université de Défense de Brno.    
I Electronique de lecture  
Les bolomètres sont des capteurs thermiques, convertissant la variation de puissance d’un 
rayonnement incident en une variation de résistance électrique. Dans ce chapitre, nous esquissons le 
principe d’un capteur bolométrique, et le choix de l’électronique de lecture.   
I.1 Capteur bolométrique 
La composition typique d’un bolomètre est montrée sur la Fig. i.1 a) [1].  Il est composé d’une couche 
absorbante, d’une couche sensible de résistance dépendant de la température R = f(T) (Fig. I.1 a), et 
d’un puits thermique de température constante. Ce puits thermique est connecté à la couche sensible 
par un lien thermique de conductance G. 
η
1T
( )R T
G
1T
C
 
TΔ
RΔ
( )R TΔ
 
a) b) 
FIG. i.1: a) Empilement d’un bolomètre classique, b) caractéristique R = f(T) d’un bolomètre à  
semi-conducteur et à supraconducteur 
Le fonctionnement d’un bolomètre est basé sur la transformation de l’énergie du rayonnement 
électromagnétique incident en chaleur au sein de l'absorbant ; il s’ensuit variation de la 
résistance de la couche sensible (Fig. i.1). La mesure de cette résistance est la fonction 
principale de l’électronique de lecture. 
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I.2 Configuration de l’électronique de lecture 
L’électronique de lecture est un ensemble de circuits, dédiés à la conversion de la résistance du 
bolomètre en une valeur électrique, exploitable. Le choix de la méthode peut affecter les paramètres 
clés du détecteur (rapport signal à bruit, sensibilité, bande passante etc.). Afin d’obtenir les paramètres 
optimaux, une lecture différentielle CMOS et une polarisation en courant ont été choisis. Les 
paramètres de l’amplification différentielle ont été estimés plus avantageux, comparés aux structures 
non-différentielles, utilisées dans des travaux précédents [57], [58]. 
Sur le circuit de la Fig. i.2, un ensemble de m pixels est polarisé à courant constant. Cette polarisation 
induit une tension sur chaque bolomètre. Il est évident que tout changement de la résistance Rb induit 
aussi une variation de la tension correspondante. Forme qui concerne notre projet, des groupes de 
quatre pixels bolométriques sont envisagés. Dans ce qui suit, nous allons définir la structure de 
l’électronique et concevoir les amplificateurs différentiels à gain fixe. 
 
FIG. i.2: Principe de la lecture d’une matrice de m bolomètres. Les capacitances C1 enlèvent 
les composantes DC et les résistances R1 polarisent les entrées d’amplificateurs  
I.3 « Architecture sans contre-réaction » 
Les structures d’amplificateurs différentiels ont été largement étudiées, notamment les solutions 
classiques à boucle fermée, utilisant les amplificateurs opérationnels (AO). Dans cette étude, certaines 
limitations connues de ces structures ont été identifiés. Parmi les plus importantes, la diminution de la 
bande passante causée par la compensation fréquentielle, sa limitation importante pour assurer la 
stabilité de la boucle. D’autres phénomènes ont été également mentionnés, comme le niveau bruit 
élevé causé par le réseau résistif de contre-réaction, ou la faible résistance d’entrée du montage 
différentiel d’AO (ceci peut aboutir à une configuration d’AO d’instrumentation, contenant deux ou 
trois AO). 
Une structure sans contre-réaction, ou « feedback-free », est représentée sur la Fig. i.2, ou 
l’amplificateur fonctionne en boucle ouverte. L’utilisation d’une telle structure permettre d’éviter les 
effets mentionnés précédemment, et de plus, peut conduire à une consommation réduite – un 
paramètre clé pour les applications cryogéniques.   
Malgré ces côtés positifs, les structures sans contre-réaction peuvent atteindre une dispersion 
importante des paramètres (gain), en conséquence de la variation des paramètres technologiques. Ceci 
sera notamment plus important pour la plage de température prévue, allant de T = 40 K à T = 390 K. 
La conception des tels amplificateurs différentiels CMOS à gain 40 dB est le défi principal de notre 
travail. 
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II Conception des amplificateurs CMOS 
Dans cette deuxième partie, nous allons brièvement présenter l’approche de la conception des 
amplificateurs différentiels, fonctionnant en boucle ouverte. Le premier paragraphe présentera la 
caractérisation des transistors MOS en milieu cryogénique, afin d’obtenir un modèle thermique 
symbolique. Une approche de conception d’amplificateurs en boucle ouverte sera présentée dans le 
deuxième paragraphe. A ce propos, un nouvel élément, le transistor composite à faible 
transconductance sera introduit et utilisé dans deux types d’amplificateurs : l’amplificateur de Type I 
basé sur la fixation du gain par des rapports géométriques de transistors et amplificateur linéaire de 
Type II, basé sur la constance du gain par compensation thermique des paramètres physiques du 
transistor. 
II.1 Comportement thermique d’un transistor MOS 
 La construction d’un modèle analytique du transistor MOS va nous permettre d’optimiser 
l’amplificateur présenté dans le chapitre II.3, dans la plage des températures de 70 à 390 K. La 
construction d’un tel modèle est nécessaire, du fait de la non-validité des modèles standard (SPICE) en 
milieu cryogénique.  
Le courant de drain d’un transistor NMOS en saturation suit la loi quadratique :  
 ( )2OXD GS TH2
μC WI V V
L
= ⋅ ⋅ − , (i-1) 
où μ est la mobilité des porteurs, COX la capacité de grille par unité surface, W/L le rapport entre la 
largeur et la longueur du canal, VGS la tension grille-source et VTH la tension de seuil. Dans la pratique, 
nous faisons appel aux deux autres paramètres : facteur de gain KP(P,N) = μx·COX et le gain 
β = μ·COX·W/L. Dans la formule (i-1), deux quantités dépendant de la température peuvent être 
identifiées:  
• La mobilité μ (T0), (T0 est la température ambiante de référence) [22]:  
 ( )0 0( ) ( ) xμ T μ T T T −=  (i-2) 
• Et la tension de seuil:  
 ( )TH TH 0 TH 0( ) ( ) 1 αV T V T T T= + ⋅ −⎡ ⎤⎣ ⎦ , (i-3) 
Où th est le coefficient de température: 
 ( )1TH TH THV dV dTα −= ⋅ . (i-4)  
Avec ces trois dernières équations, nous sommes en mesure d’établir le modèle analytique pour un 
transistor à saturation: 
 ( )( ) 2N 0D GS TH 0 TH 0
0
( ) ( ) 1 α
2
x
KP T T WI V V T T T
T L
−⎛ ⎞ ⎡ ⎤= ⋅ ⋅ ⋅ − ⋅ + −⎜ ⎟ ⎣ ⎦⎝ ⎠
. (i-5) 
Les résultats obtenus par la mesure et simulation (avec le modèle BSIM3 model) pour les températures 
ambiante et cryogénique (T = 77 K) (PMOS W = 100 3M / L = 10 3M) sont regroupés  dans le 
Tab. i.1. Les coefficients thermiques th et x ont été déduits des caractéristiques I-V et Eq.(i-2) Et 
Eq.(i-4): x = 0.90, th = –2.163 km–1 et ddt/ddt = 2.06 mV·K–1. Dans ce tableau i.1, une inexactitude du 
model BSIM-3 pour les basses températures peut être notée. 
TAB i.1: Les paramètres de transistor PMOS W/L = 100 μm / 10 μm, fabriqué en 0.35 μm CMOS  
TYPE / TEMPERATURE KPP (µA/V2) VTH (V) 
Simulation T = 296 K 20.67 – 0.965 
Mesure T = 296 K 21.63 – 0.953 
Simulation T = 77 K 76.37 –1.230 
Mesure T =  77 K 72.43 – 1.405 
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II.2 Méthode de Conception  
Fixation de la valeur du gain 
Un exemple d’amplificateur à gain fixe CMOS est le montage source commune. Ce montage est 
composé d’un transistor de commande MD (de type N par exemple), et d’un transistor de charge 
(transistor P), monté en diode. Le gain G0 d’un tel amplificateur peut être défini à l’aide du rapport des 
transconductances:  
 0
/
/
OUT mD N D D
IN mL P L L
v g KP W LG
v g KP W L
= = − = − ⋅ , (i-6) 
Où KPN, KPP, WD/LD, KPP et WL/LL sont relatifs aux transistors MD et ML. Dans cette formule, le gain 
G0 est déterminé par les dimensions des transistors KPN/KPP. Ce rapport est en effet équivalent à un 
rapport de mobilité des porteurs (électrons vs. trous) [22]. En conséquence, le gain ne dépend que du 
rapport des dimensions précises, mais aussi de KPN/KPP introduisant ainsi une inexactitude. De plus, 
une valeur de gain de l’ordre de quelques dB seulement peut être réalisée, avec des dimensions de 
transistors raisonnables. [70]. 
Le transistor à faible transconductance 
Afin d’atteindre le gain requis de 40 dB, nous avons conçu un transistor de charge, dont la 
transconductance est diminuée par une méthode de division des courants. Ce transistor (Fig. i.3) est en 
fait un transistor composite, équivalent à un transistor ayant un rapport W/L faible. Ce faible W/L est 
réalisé avec des transistors de dimensions grands et précise. 
2i
5i
11 : α
2 : 1α
Li
Lv
3i
4i
1i
 
FIG. i.3: Le transistor à faible transconductance 
La transconductance équivalente mg ′  peut être déterminée à partir du rapport id/val. Le courant de drain 
du transistor M2 (– gm2·VGS2) est diminué grâce à deux miroirs de courant M3–M4 et M5–M1, 
respectivement caractérisés par α1 et α2:  
 3 54 11 2
4 3 1 5
, et  W WW WL L L Lα α⎛ ⎞ ⎛ ⎞⎛ ⎞ ⎛ ⎞= =⎜ ⎟ ⎜ ⎟⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠⎝ ⎠ ⎝ ⎠ . (i-7) 
Le courant du drain peut être écrit:  
 1 2 2D m OUTi g vα α= − ⋅ ⋅ ⋅ , (i-8) 
où vouta = vGS2. La transconductance équivalente mg ′  apparaît sous la forme suivante: 
 ' 21 2
2
2m PP D
Wg K I
L
α α= ⋅ ⋅ ⋅ ⋅ . (i-9) 
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De là, nous déduisons la réduction de la transconductance par le terme (α1·α2)½, inférieur à l’unité. 
II.3 Amplificateur de Type I 
L’une des méthodes permettant d’éliminer le facteur KPN/KPP est de faire en sorte que celui-ci 
devienne égal à l’unité, par l’utilisation de transistors MD et ML ayant le même type de canal. Ceci 
peut être réalisé par le montage dit cascode replié [22]. 
 
FIG. i.4: L’amplificateur de Type I composé de la paire différentielle et du transistor à faible 
transconductance 
La Fig. i.4 montre l’amplificateur de Type I, composé du transistor à faible transconductance Fig. i.3, 
et de la paire différentielle (transistor MD). Le circuit est polarisé par les sources de courant IB et IM.  
Le paire différentielle se comporte ainsi comme une source du courant ID commandée par la tension 
d’entrée différentielle VIN = VIN+ – VIN–. Le courant de charge IL s’écrit comme :   
 L M DI I I= − , (i-10) 
Ce qui est égal, pour une tension d’entrée nulle, à IL = IM – IB/2. L’expression du courant donne la  
réponse DC de la paire différentielle :  
 ( )2201 48D D IN D INI I V Vβ β= − ⋅ + ⋅ . (i-11) 
Pour α1 = α2 ≡ α, la réponse DC d’amplificateur de Type I  peut être décrite par une fonction de tension 
d’entré, exprimée par l’intermédiaire du courant IL : 
 
( )
2
OUT DD TH (T2 ) L
2T2
1 2- - LV V V I
KP Wα= ⋅ ⋅ ⋅ . (i-12) 
De manière générale, le gain peut être écrit comme un produit de la transconductance d’il/devin et par la  
résistance du transistor composite Davout/d’il:  
 0
OUT OUT L
IN L IN
dV dV dIG
dV dI dV
= = ⋅ . (i-13) 
Concernant la caractéristique en transconductance d’id/devin, nous observons une bonne linéarité autour 
du point de polarisation (±15mV, Fig. i.5), en dépit de l’expression compliquée(i-11). Comme cette 
transconductance est linéaire, la forme de la caractéristique DC est liée à Davout/d’il, qui est fonction de 
la racine carrée de IL suivante l’Eq.(i-12). D’après l’Eq.(i-13), le gain en tension peut être formellement 
écrit: 
 0
2 2
/1( )
2 / 2 ( )
D D B
IN
L IN
W L IG V
W L I Vα= ⋅ ⋅ . (i-14) 
Ici, nous observons qu’au voisinage d’un VIN constant, le gain de cet amplificateur est seulement défini 
par un rapport (précis) de dimensions des transistors, et n’est plus dépendant de KPN/KPP comme dans 
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l’Eq.(i-6).  De plus, malgré son expression non-linéaire, la caractéristique statique est convenable pour 
un fonctionnement en faibles signaux (une caractéristique DC mesurée est montrée sur la Fig. i.5). 
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FIG. i.5: Transconductance en forte signaux (dID/dVIN ) et caractéristique VOUT/VIN mesurée sur 
l’amplificateur intégré de Type I (Fig. i.4): le gain obtenu est de 39.84 dB 
Paramètres de l’amplificateur de type I 
L’amplificateur Fig. i.4 a été réalisé en technologie CMOS 0.35 µm. Les paramètres mesurés sont 
regroupés dans le tableau i.2 (voir plus loin). Avant tout, nous pouvons mentionner la bande passante 
(–3 dB)  obtenue pur G0 = 40 dB : 10 MHz (T = 290 K) et 17 MHz (T = 77 K) pour un courant 
d’alimentation de 2.1 mA. Ceci correspond à des produits gain-bande de 1 GHz et 1.7 GHz, 
respectivement.  
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FIG. i.6: Caractéristiques AC et bruit d’entrée pour T = 290 K et T = 77 K, mesurées sur 
l’amplificateur intégré de type I, fabriqué en CMOS 0.35 µm 
II.3 Amplificateur de type II 
L’amplificateur de type II est basé sur une compensation thermique de gain et utilise une architecture 
permettant de linéariser la caractéristique DC. Cette linéarisation est obtenue par une fonction 
constante dVOUT/dIL. Un tel élément linéaire peut être réalisé avec deux transistors MOS connectés en 
diodes et mutuellement polarisés. 
La Fig. i.7 montre l’amplificateur composé du cascode replié différentiel, de la charge linéaire 
composée de M1, M2 et d’une source auxiliaire IAUX. Nous allons montrer la linéarité de cette structure, 
ainsi que ses propriétés thermiques intéressante. 
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La valeur de IAUX  est choisie de manière à ce que I0 = 0 pour VIN = 0. L’expression de I0 peut être alors 
exprimée à l’aide de (i-11): 
 ( )0 M D AUXI I I I= − − . (i-15) 
 Nous allons déterminer la caractéristique I-V de la charge composite montrée sur Fig. i.7. La loi des  
nœuds peut être exprimée par la fonction quadratique du courant de drain (i-1): 
 ( ) ( )221 21 2 02 2OUT TH DD OUT THV V V V V Iβ β− = − − + , (i-16) 
d’où, une expression compliquée de VOUT, qui peut être simplifiée en admettant que les transistors M1 
et M2 sont identiques (β1 = β2 ≡ β, |VTH1| = VTH2 ≡ VTH). L’extraction de VOUT donne: 
 ( )02 2DDOUT DD TH
IVV
V Vβ= + ⋅ − . (i-17) 
Sur cette équation importante, nous pouvons observer la dépendance linéaire entre VOUT et I0, ainsi que 
la tension de repos VOUT égale à VDD/2. Afin de réaliser avec précision la condition β1 = β2 et 
|VTH1| = VTH2, les deux transistors M1 et M2 doivent être du même type (par ex. P -  M2 doit être alors 
« inversé »). Cette inversion peut être réalisée avec un circuit de transformation, composé d’un 
inverseur de tension et d’un miroir de courant. La réalisation d’une telle inversion est montrée sur la 
Fig. i.8. Cette figure montre l’inverseur de tension composé de MI1 et MI2, et le miroir du courant 
composé de MM1 et MM2. Afin d’obtenir un appariement parfait des deux transistors composites (M1–
M5 et 1 5M M′ ′− ), le miroir de courant est réalisé avec deux transistors identiques MM1 et MM2, ainsi 
que l’inverseur avec deux transistors P identiques MI1 et MI2.  
in
B
AUX M
V =0
II =I -
2
 
FIG. i.7: Amplificateur de type II linéaire, à compensation thermique 
À cause de l’effet de substrat, le contact de MI2 doit être relié à la source (caisson flottant). Ceci 
garantira un gain constant et précis (–1)  dans toute la plage dynamique.  
 
FIG. i.8: Charge composite linéaire symétrisée 
Le gain en large signaux signal peut être obtenu par dérivation des équations (i-11) et (i-17), d’ou: 
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 ( ) 120
2
1 2
2
D
B P DD THP
D
W WG I KP V V
L Lα
−⎛ ⎞= ⋅ ⋅ ⋅ −⎜ ⎟⎝ ⎠
. (i-18) 
Nous observons ici la dépendance du gain en fonction de plusieurs paramètres: les paramètres du 
process KPP et VTHP, les dimensions W/L, le courant IB et la tension VDD. 
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FIG. i.9: La caractéristique DC mesurée et simulée de l’amplificateur de Type II. Le gain est 
obtenu par  comme une dérivation de la caractéristique DC 
La caractéristique expérimentale mesurée sur un circuit fabriqué en CMOS 0.35 µm montre un très 
bon accord avec la simulation, et avec le gain requis (Fig. i.9). Ceci est principalement lié à l’Eq.(i-18) 
où les sensibilités ,B PP
G
I KS sont naturellement basses. Cependant, afin d’obtenir de bons résultats, 
quelques précautions ont été prises par exemple, l’utilisation des transistors larges (L > 2 µm), 
éliminant les effets de deuxième ordre. 
L’analyse thermique  
Afin d’analyser le comportement thermique, le gain en tension peut être réécrit sous la forme suivante: 
 ( ) ( )0 P DD TH( ) 2 ( )
CG T
KP T V V T
=
⋅ − ⋅
, (i-19) 
où le C est un terme représentant les paramètres constants, indépendants de la température: les 
dimensions (rapport géométrique W/L) et le courant de polarisation IB. Tenant compte des équations 
(i-2) et (i-3), le comportement thermique peut être déduit à partir de l’équation (i-19). La dépendance 
thermique du gain est la suivante : 
 ( )
( )( )
0
P 0 DD TH 0 TH 0
0
( ) 2 ( ) 1
x
CG T
TKP T V V T T TT
−= ⎛ ⎞ ⎡ ⎤⋅ ⋅ − ⋅ ⋅ + α −⎜ ⎟ ⎣ ⎦⎝ ⎠
, (i-20) 
où les paramètres mentionnés dans le tableau 1 peuvent être utilisés, afin d’évaluer la variation dans la 
plage de température de 77 à 300 K.  
Le fait que l’équation (i-20) dépende de la tension d’alimentation VDD nous permet de contrôler la 
contribution de VTH(T) et, par conséquent, d’équilibrer la caractéristique thermique G0(T) :  le gain 
déduit de la formule (i-20) a une meilleure stabilité entre T = 270 − 380 K pour VDD = 5 V que pour 
VDD = 4 V. Cependant, les performances calculées pour la plage entière 77 − 380 K sont meilleures 
pour VDD = 4 V (variation du gain de 1.3 dB pour T = 77 K) que pour VDD = 5 V (soit 2.5 dB de 
variation pour T = 77 K). Cette dépendance G0(T) a été mesurée entre 4.2 et 390 K (Fig. i.10) ; elle est 
en bon accord avec (i-20), notamment aux environs de 300 K et de 77 K où les paramètres x et αTH ont 
été mesurés. Néanmoins, aux alentours de 100 K, un écart à l’Eq.(i-20) peut être observé. Ceci est 
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attribué à une simplification en (i-5), où, pour la plage de température envisagée, les paramètres x et 
αTH ont été considérés comme constants.  
0
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40
50
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FIG. i.10: Les caractéristiques G0(T) mesurées pour plusieurs VDD pour l’amplificateur de Type II 
II.4 Conclusion A 
Les performances obtenues sur les deux amplificateurs (Tab i.2) peuvent être comparées avec les 
amplificateurs opérationnels d’instrumentation, fonctionnant à la température ambiante [93] ou 
cryogéniques [68]. Par exemple, notre amplificateur CMOS sans contre-réaction à gain de 40 dB avec 
la bande passante de 10 MHz est réalisé avec un courant d’alimentation très bas. La réalisation de ces 
amplificateurs peut être intéressante, comparée aux approches standard, pour l’utilisation en blocks de 
conception VLSI. La performance acquise convient aux spécifications requises par le banc de test 
d’imageurs supraconducteurs et semi-conducteurs THz. 
TAB. i.2 : LES PARAMETRES MESURE SUR LES CIRCUITS FABRIQUES (CMOS 0.35 µM) 
PARAMETRES MESURES AMPLIFICATEUR TYPE 
I 
AMPLIFICATEUR 
TYPE II 
Tension d’alimentation 4.1 V to 5.5 V 3.6 V to 5.5 V 
Courant d’alimentation 2.1 mA 1.3 mA1 
Bande passante (T = 290 K) 10 MHz (GBW=1GHZ) 4 MHz     at VDD = 5 V 
Bande passante (T = 77 K) 17 MHz (GBW=1.7GHZ) 10 MHz   at VDD = 5 V 
Bruit d’entrée (T = 290 K) 5 nV/Hz½ 5 nV/Hz½ 
Bruit d’entrée (T = 77 K) 2 nV/Hz½ 3 nV/Hz½ 
Gain G0  (T = 290 K) 39.85 dB 39.3 dB pourVDD = 5 V 
Δ Gain 270 K − 390 K – 0.12 dB – 0.5 dB pour VDD = 4 V 
Variation du gain (at T = 77 K) – 1.2 dB – 1.3 dB pour VDD = 4 V 
Tension d’offset d’entrée - 500 µV 
SR (V/µs) 25 100 
THD2 (Vout = 0.3 Vpp) 1 % 0.03 % 
1 sans l’étage de sortie, 2 Distorsion harmonique totale 
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III Filtres de fréquences actifs 
Un filtre de fréquence est un élément essentiel dans une chaîne analogique, en vue d’améliorer les 
paramètres fondamentaux, notamment le rapport signal-à-bruit. De manière générale, pour ce qui 
concerne les fonctions à bas bruit, un prétraitement analogique est plus avantageux, comparé à 
traitement numérique. De ce fait, nous consacrerons une partie importante à ce sujet, afin d’améliorer 
les paramètres des chaines d’amplification de signaux bas niveaux envisagés : la chaîne de détections 
THz, ainsi d’autres application liés à la thèse (l’étude de qualité des matériaux [116]). Dans ce 
paragraphe, nous étudierons avant tout l’influence des éléments actifs sur l’atténuation de filtres passe-
bas haute fréquence. Nous montrerons qu’une amélioration du taux d’atténuation des circuits peut 
aboutir à une augmentation de dynamique et une augmentation de la plage de fréquences des filtres 
actifs. Nous présenterons deux filtres biquadratiques dont l’atténuation haute fréquence est ainsi 
augmentée : Sallen-Key de type II, et une section biquadratique utilisant un CCII- (convoyeur de 
courant de deuxième génération). Enfin, nous présenterons une conception de CCII- à très hautes 
performances réalisée en CMOS 0.35 µm. 
III.1 L’atténuation des filtres passe-bas 
Les filtres passe-bas sont conçus afin de rejeter les fréquences au dessus de la fréquence de coupure 
F0. Cependant, la quasi-totalité des filtres actifs dédiés à la synthèse en cascade atteignent une bonne 
atténuation dans la seule plage de fréquences où les paramètres des éléments actifs (par exemple 
Amplificateur Opérationnel AO) ne sont pas dégradés. La fonction de transfert des structures 
« réelles » contient des zéros parasites de fréquences fZ. Ces zéros parasites peuvent causer une 
remontée de la caractéristique AC pour les fréquences f  >  fZ. Cette caractéristique aura en effet une 
pente de 0 dB/decade pour un zéro d’ordre 2, et une pente de + 20 dB/dec pour un zéro d’ordre 3. Il est 
évident que la pente positive peut aboutir à une atténuation très faible en haute fréquence. Nous allons 
décrire deux structures qui éliminent cette remontée typique de la caractéristique fréquentielle. 
III.2 Sallen-Key de type II 
   La structure Sallen-Key (S-K) Fig. i.11 est l’une des structures biquadratiques les plus fréquemment 
utilisées pour la conception des filtres actifs. La fréquence de coupure et le facteur de qualité Q sont 
donnés par les équations: 
 
1 1 2 1
0
1 2 21 2 1 2 2 1 2
1 1;
22 R R
C R R Cf Q
R R CR R C C Cπ =
= = =+  (i-21) 
La conception de la structure S-K (sensibilités
0 ,
1QSΩ < ) demande l’utilisation d’amplificateurs à gain 
unitaire. Malgré l’utilisation fréquente de cette structure, ses paramètres, notamment l’atténuation, ne 
sont pas optimaux. Dans cette thèse, nous avons montré qu'un triple pole apparait comme une 
conséquence des propriétés réelles de l’amplificateur opérationnel. La fréquence du zéro parasite fZ 
peut être exprimée ainsi :  
 031
1 2 2
1
2
P
Z
OUT
Af
C C R R
⋅ω≅ π , (i-22) 
où A0 et ωp sont les paramètres du modèle d’AO d’ordre 1  (A0 est le gain DC et ωp la fréquence du 
pole dominant).  
Nous pouvons expliquer les origines de ce triple pole Eq.(i-22). Comme indiqué sur la Fig. i.11, la 
présence de ce pole est due à une connexion entre l’entrée du filtre et sa sortie. Il est évident que pour 
les fréquences où les performances de l’AO sont dégradées (notamment la résistance de sortie élevée), 
le courant à travers la capacité C1 domine et augmente le transfert du filtre. 
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FIG. i.11: a) la section Sallen-Key passe-bas biquadratique avec son transfert parasite.  
b) S-K de Type I  (standard sortie vOUT1) et Type II S-K (vOUT2) avec atténuation 
augmentée 
Une augmentation de l’atténuation sur les hautes fréquences revient à interrompre ce transfert parasite. 
D’après la Fig. i.11 a), les tensions d’entrée et de sortie du suiveur de tension sont égales. De plus, 
nous constatons que le transfert inversé de ce suiveur est égal à zéro. Ainsi, le transfert de type passe-
bas apparaît à l’entrée du suiveur (nœud (2)). L’atténuation  en bande d’atténuation de ce filtre sera 
augmentée aux hautes fréquences. Ceci peut être montré par une analyse qui donne la fréquence du 
zéro parasite : 
 02
1
1
2
P
N
OUT
Af
C R
⋅ω≅ π . (i-23) 
Ici, l’ordre du zéro parasite est réduit à 2. Le filtre utilisant le nœud 2 (Fig. i.11 b) comme sortie sera 
appelé filtre Sallen-Key de Type II. Pour ce filtre, la fréquence fZ  Eq.(i-23) dépend des paramètres du 
modèle d’AO, ainsi que d’un seul composant passif: C1.  
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FIG. i.12: Caractéristiques mesurées et simulées du filtre Sallen-Key: Type 1 standard vOUT1 et 
type II (vOUT2) avec une atténuation augmentée (R1 = 168Ω, R2 = 100Ω, C1 = 1.2nF, 
C2 = 560pF,  OA = AD8055). 
La démonstration de ceci est montrée sur la Fig i.12 où les transferts vOUT1 (Type I S-K) et vOUT2 (Type 
II S-K) sont mesurés pour un filtre de F0 = 1.5 MHz et Q = 1/√2, en utilisant un amplificateur 
opérationnel avec fT = 300MHz (type AD8055). Sur cette figure, l’atténuation de la version originale 
de S-K atteint quelques 30 dB en moyenne, alors que pour la version de Type II elle atteint 50 dB. De 
plus, l’équation (i-23) présente une manière simple d’augmenter cette atténuation par le choix du 
niveau d’impédance du filtre (les simulations ont montré une atténuation jusqu’a -70 dB pour une 
valeur raisonnable : C1 = 100 pF).  
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III.3 Section CCII sans zéro parasite 
Une structure biquadratique n’ayant pas de zéro parasite dans sa fonction de transfert peut atteindre 
une pente de – 40dB/dec constante dans toute la bande d’atténuation. L’atténuation ne sera alors 
limitée que par les fuites des signaux parasites. Un moyen d’obtenir une telle atténuation est de séparer 
la bande de fréquences en deux régions : région de la bande passante où le transfert est assuré par 
l’élément actif, et la région de la bande d’atténuation (au-dessus de F0) où l’atténuation est obtenue par 
un circuit passif.  
La mise en œuvre d’un tel principe est montrée sur la Fig. i.13. La section biquadratique est composée 
du convoyeur de courant CCII- [137]. Le signal d’entrée est connecté à la résistance R1. Le couplage 
avec le réseau passif est assuré par le transfert entre les borne X et Z : iZ = −iX. Ce courant est atténué 
par le réseau passif R2 − C1,2. La sortie du filtre est également l’entrée du suiveur du convoyeur 
(borne Y). Comme pour le S-K de Type II, la sortie est à haute impédance et doit être munie d’un 
suiveur de tension supplémentaire.  
CCII-
X
Y
Z
R1
R2 C1C2
1
vin
vOUT
 
FIG. i.13: La section biquadratique CCII- sans influence parasite en bande de réjection 
La fréquence de coupure et le facteur de qualité Q du circuit Fig. i.13 sont donnés par les équations 
suivantes:  
 2 1 2 20
1 2 11 2 1 2 1 1 2
1 1,
22 C C
R C C Rf Q
C C RR R C C Rπ =
= = ⋅ = ⋅+ . (i-24) 
Comparé au filtre Sallen-Key, le filtre Fig. i.13 n’a idéalement pas de zéro parasite dans sa fonction de 
transfert. Un transfert parasite potentiel entre l’entrée et sortie du filtre est éliminé par le transfert en 
retour du suiveur entre X et Y, qui vaut idéalement zéro.  
Afin d’analyser ces propriétés parasites, un modèle simplifié du CCII va être utilisé. Ce modèle 
contiendra seulement le suiveur de tension (transfert Y→X) réalisé par un AO (modèle d’ordre 1). Le 
transfert vOUT/vIn du filtre de la Fig. i.13 peut être exprimé par: 
 
( )
( ) ( )( )
2
0
2 2
0 0
( )
1
P
P
A s
N s
s s Q A s
Ω ⋅ ω ⋅ += + ⋅Ω +Ω ⋅ ω ⋅ + α ⋅ + , (i-25) 
où 2 20 0s s Q+ ⋅Ω +Ω  est la fonction de transfert standard d’ordre 2, avec Ω0 et Q définis par (i-24), 
et le coefficient α = ROUT/R2  << 1. Cette fonction montre que le seul zéro au numérateur est compensé 
par un pôle de fréquence très voisine. La structure a donc un transfert idéalement de -40dB/decade, 
limité en pratique seulement par les fuites parasites du signal. 
Afin de confirmer la forte atténuation de la structure biquadratique Fig. i.13, un exemple de filtre 
passe-bas de F0 = 10 MHz d’ordre 4th  (Butterworth) a été réalisé à l’aide du circuit CCII-K [127] (ce 
circuit permets de réaliser un CCII- avec les éléments discrets commerciaux).   
La caractéristique mesurée montre une forte atténuation allant jusqu'à 100 dB à 100 MHz. Une telle 
atténuation est en générale seulement observé sur des structures passives. 
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FIG. i.14: L’exemple du transfert AC du filtre passe-bas de 10 MHz d’ordre 4, réalisé avec la 
structure biquadratique Fig. i.13 et le circuit CCII-K  [127] (OPA860+AD8055) 
III.4 Convoyeur de courant CCII 
Afin de mettre en pratique le filtre biquadratique présenté dans le paragraphe précédent, le convoyeur 
de courant doit être réalisé sous la forme d’un circuit intégré. Dans cette section, nous allons présenter 
la structure du CCII intégré et fabriqué en technologie CMOS 0.35 µm. La structure du CCII est 
optimisé afin d’obtenir une impédance de sortie très faible à haute fréquence R(X). 
Structure CMOS de CCII- 
Par les équations (i-22), (i-23), nous avons montré l’importance de la résistance des sorties de tension 
vis-à-vis les propriétés en bande atténué. Comme montré pour la section biquadratique Fig. i.13, 
l’influence de cette résistance est négligeable (Eq.(i-25)). Néanmoins, notre développement est 
focalisé notamment sur l’obtention d’une résistance de sortie R(X) basse, afin de pouvoir valoriser le 
circuit du CCII dans d’autres structures en mode courant (par exemple zéro-offset FDNR à pertes 
[132]).  
  Parmi les étages de sortie connus et publiés, nous avons choisi le circuit utilisé en [91], qui a été 
adapté pour l’utilisation comme suiveur de tension en CCII.  
Nous présentons le circuit du CCII sur la Fig. i.15. Sur cette figure, la circuiterie placée à gauche 
représente le suiveur de tension (bornes X, Y), alors que la partie droite représente la sortie en courant 
(borne Z). L’optimisation de cette structure a été effectuée par les analyses mathématiques sur un 
schéma linéaire. Pour cette analyse, les principaux transistors ont été identifiés, dont les paramètres 
(points de repos) doivent être optimisés. Notamment, Mi, Mo1, Mo2 et Mb1.  
Fonctionnement du suiveur de tension 
La borne d’entrée du suiveur est X, et la borne de sortie Y. Sur la Fig. i.15 le transistor Mi est le 
transistor d’entrée, Mf le transistor de contre-réaction et les Mo1,2 sont les transistors de sortie. Les 
transistors de polarisation sont marqués Mb,x. 
Dans la structure, les transistors Mi et Mf sont polarisés par des courants ID identiques et constants 
Ib(2)/2 (Fig. i.15). Le nœud de drain de Mi est le point de haute impédance. La tension de ce nœud 
commande les transistors de sortie par l’intermédiaire de Mb4. Le fait que Mf et Mi soient polarisés 
avec les mêmes courants constants fait apparaître leurs tensions VGS comme égales. De ce fait, l’égalité 
des tensions d’entrée et de sortie, ainsi que le gain unitaire sont atteintes. Les transistors Mm1 et Mm4 
mesurent le courant de sortie IX, qui est ensuite transféré vers la sortie Z, par l’intermédiaire des 
miroirs de courants Mm2-Mm3 et Mm5-Mm6. 
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FIG. i.15 : Le circuit final du convoyeur de courant CCII- 
Les caractéristiques obtenues 
Le circuit a été fabriqué en technologie CMOS 0.35 µm et a été testé en vue de vérifier les fonctions 
DC et AC. La caractéristique principale est montrée sur la Fig. i.16 a). Sur cette figure, nous pouvons 
évaluer les propriétés statiques : les transferts entre tous les terminaux. Pour ce faire, 
une tension en dents de scie  de -2.5 à +2.5 V a été appliquée à l’entrée Y. La tension de sortie VX a été 
mesurée avec sur la borne X : i) sans charge et ii) avec la charge R(X) = R(Z) = 500 Ω. Comme défini par 
la fonction de CCII, les tensions VX et VZ doivent être identique pour la même charge,  à cause de 
l’égalité IX = IZ. Ceci est montré sur la Fig. i.16).  
 Le courant de consommation statique du convoyeur est de 11 mA et le courant maximal IX et IZ 
de ± 20 mA). 
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a) b) 
FIG. i.16: a) Fonction de  transferts DC mesurés: transfert Y→X pour la borne  X sans charge 
et avec une charge de 500 Ω, transfert du courant X→Z pour X et Z chargé avec les 
résistors appariés de 500 Ω b) la résistance de sortie R(X) en fonction de la fréquence 
La caractéristique Fig. i.16 b) montre la dépendance de la résistance de sortie R(X) en fonction de la 
fréquence. Nous observons une résistance de 2.5 Ω à 1 MHz et 8.3 Ω à 10 MHz. Ces résultats sont très 
intéressants si on le compare avec des résultats publiés (par exemple [144], [145]), y compris les 
circuits intégrés en technologie bipolaire. Ceci justifie le choix de l’architecture ainsi que 
l’optimisation effectuée sur le circuit du suiveur de tension.  
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III.3 Conclusion B 
   Les structures biquadratiques introduites dans cette section offrent un moyen d’améliorer les 
propriétés des filtres vers les hautes fréquences grâce à une optimisation focalisée sur le transfert en 
bande d’atténuation. L’objectif a été d’éliminer le rôle d’éléments actifs aux hautes fréquences, où 
l’atténuation est assurée seulement par les éléments passifs. Ces structures ont montré une 
amélioration significative de l’atténuation, ce qui permet leurs utilisations pour les fréquences de 
coupure F0 plus élevées. 
 Malgré cette amélioration, la présence d’un suiveur supplémentaire peut être considérée comme un 
inconvénient. Cependant, un élément ayant une fréquence fT relativement basse (c’est-à-dire un 
élément à basse consommation et coût) peut être utilisé (le suiveur supplémentaire doit assurer le 
transfert seulement jusqu'à la fréquence F0). De plus, ce suiveur peut être évité par la connexion 
directe à une entrée à haute impédance, par exemple une entrée de convertisseur CAN. 
Afin de pouvoir utiliser la section biquadratique, le convoyeur de courant CCII a été développé. Ses 
performances ont été optimisées par un choix judicieux de l’architecture du suiveur de tension et son 
optimisation. Les propriétés obtenues sur le circuit réalisé en CMOS 0.35 µm confirme notre 
approche : par exemple la résistance R(X) a été mesurée comme étant particulièrement basse: 2.5 Ω à la 
fréquence 1 MHz et 8.3 Ω à 10 MHz. 
  Les exemples des caractéristiques mesurées confirment les bonnes performances des filtres 
concernant l’atténuation sur les hautes fréquences. L’optimisation de la bande d’atténuation peut ainsi 
améliorer les performances des circuits, en utilisant des composants standards (par exemple basse 
consommation), ou atteindre des fréquences F0 plus élevées.  
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SUMMARY OF THE PHD THESIS     
This PhD thesis deals with the conception of integrated circuits in the technology CMOS 0.35 µm, 
dedicated to treatment of the signals generated by the bolometric terahertz detectors, either semiconductors, 
or High TC superconductors. We study techniques of reading-out and amplifications of signals generated by 
bolometric detectors. We opt for an optimal structure, based on a differential amplifier with fixed gain 
without an external feedback. This may be advantageous, since this class of amplifiers can attain higher 
bandwidth and reduced noise. However, a higher gain-variation can be observed, especially for required 
temperatures between 70 and 390 Kelvins. We consecrate a major part of this manuscript to the 
development and optimisation of these amplifiers, with posses a constant differential gain. Two amplifiers 
have been conceived, optimised, and fabricated as integrated circuit. The measures effected between 70 and 
390 K showed a quite small variation of parameters (gain), as well as a large bandwidth (up to 17 MHz for 
10 mW of consummation). 
The second part of this manuscript is dedicated to analog signal (pre) processing provided by the frequency 
filters. The main objective was to improve key parameters of biquadratic filters, especially the high 
frequencies attenuation. Such filters can be used for higher frequencies as well as for applications requiring 
a high dynamic range. We introduce two innovative structures, whose good properties were verified by 
measurements: a modified Sallen key filter, and a structure using a current conveyor CCII.  Finally, we 
present the conception and realisation of the second generation current conveyor CCII, having a very weak 
output resistance on high frequencies.  
 
SHRNUTI DOKTORSKE PRACE    
Tato doktorská práce se zabývá návrhem integrovaného obvodu v technologii CMOS 0.35 µm určeného 
pro analogové zpracování signálů z polovodičových a supravodivých detektorů záření v oblasti THz. 
V práci jsou probrány základní metody a principy práce se signály generovanými bolometrickými 
detektory. Je navržena optimální struktura, založena na diferenciálním zesilovači, jehož zesílení je 
nastaveno bez použití externí zpětné vazby. Zesilovač v otevřené smyčce může dosáhnout většího mezního 
kmitočtu a nižšího šumu, ale také velkého rozptylu parametrů. Tento rozptyl  může být v našem případě 
zvýšen extrémním požadovaným teplotním rozsahem: mezi 70  a 390 Kelviny. Návrhu takových zesilovačů 
se zesílením 40 dB je věnována podstatná část práce. Byly navrženy, optimalizovány a vyrobeny dva typy 
rozdílových zesilovačů, jejichž měřením v teplotním rozsahu mezi 40 K a 390 K bylo dosaženo nízké 
variace parametrů (zesílení) a vysokého mezního kmitočtu (až 17 MHz při spotřebě 10 mW) 
Zpracování signálů pomocí kmitočtových filtrů je věnována druhá část práce. Hlavním cílem je zlepšit 
některé parametry klasických (kaskádních) kmitočtových filtrů, především potlačení v nepropustném 
pásmu. Takovéto filtry je možné použít i do vyšších kmitočtů. V práci jsou uvedeny dvě struktury, jejichž 
výhodné parametry byly ověřeny měřením: modifikovaná struktura Sallen-Key a struktura založena na 
proudovém konveyoru CCII. V závěru je představen návrh a realizace integrovaného proudového 
konveyoru CCII, jež dosahuje velmi nízkých hodnoty výstupního odporu na vysokých kmitočtech. 
 
RESUME DE LA THESE DOCTORALE    
Cette mémoire de thèse porte sur la conception de circuit intégré en technologie CMOS 0,35 µm, dédiée au 
traitement des signaux analogiques issu de capteurs bolométriques térahertz, semi-conducteurs et 
supraconducteurs. Nous étudions les techniques de la lecture et d’amplification des signaux générés par les 
capteurs bolométriques. Une structure optimale, basée sur un amplificateur différentiel à gain fixe, sans 
contre-réaction, a été adoptée. Cette amplification effectuée en boucle ouverte permet d’atteindre une 
bande-passante plus large, ainsi qu’un niveau du bruit réduit. Cependant, la variation du gain est 
généralement plus importante, notamment en tenant compte de la plage de température requise, entre 70 et 
390 Kelvins. Nous consacrons une grande partie du manuscrit au développement et à l’optimisation de ces 
amplificateurs à gain différentiel constant. Deux amplificateurs ont été conçus, optimisés et fabriqués, dont 
les mesures, effectuées entre  70 et 390 K, ont démontré une variation des paramètres (gain) faible, ainsi 
qu’une bande-passante importante : jusqu’à 17 MHz pour une consommation de 10 mW. 
La seconde partie du manuscrit est dédiée au traitement de signal par les filtres analogiques. L’objectif 
principal a été d’améliorer les paramètres-clés des filtres biquadratiques, notamment leur atténuation en 
hautes fréquences. De tels filtres peuvent être utilisables pour des fréquences plus élevées, ainsi que pour 
des applications à haute dynamique. Nous introduisons deux structures innovantes, dont les bonnes 
caractéristiques  ont été vérifiées expérimentalement: un filtre de Sallen-Key modifié, et une structure 
utilisant un convoyeur du courant CCII-. Enfin, nous présentons la conception et la réalisation d’un 
convoyeur du courant CCII- ayant une très faible résistance en hautes fréquences. 
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